Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5332CC08817-GM1R

Name: SI5332CC08817-GM1R
Brand: Skyworks Solutions Inc.
SKU: SI5332CC08817-GM1R
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5332CC08817-GM1R

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5332CC08817-GM1R.pdf

Description:: IC CLOCK GENERATOR QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,227

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5332CC08817-GM1R from Silicon Labs is a 6-output, 32-pin QFN programmable clock generator with MultiSynth™ fractional synthesis, delivering 190 fs RMS phase jitter (external crystal), 5–333.33 MHz differential output frequency range, and support for LVDS/LVPECL/HCSL/LVCMOS signal formats per output. It serves as a single-device clock tree solution in Ethernet switch timing subsystems.

For engineers reviewing the SI5332CC08817-GM1R datasheet, SI5332CC08817-GM1R pinout, SI5332CC08817-GM1R application, or SI5332CC08817-GM1R equivalent, this page provides verified package mapping (32-QFN), confirmed pin functions, real-world configuration constraints (e.g., 5 universal HW inputs, individual VDDO per output), and validated alternative options for multi-supply, low-jitter clocking designs.

Technical Context

The SI5332CC08817-GM1R implements a two-stage synthesis architecture: a wideband PLL locks to a 16–50 MHz external crystal (XA/XB), then feeds up to three independent MultiSynth fractional dividers and five integer dividers. Its cross-point mux routes any synthesized or divided frequency to any of six differential outputs.

All six outputs feature individually configurable VDDO pins (1.5/1.8/2.5/3.3 V), enabling mixed-supply operation across banks. Each output supports programmable skew (±122.5 ps in 35 ps steps), synchronous enable/disable, and user-selectable format (LVDS/LVPECL/HCSL/LVCMOS) - all configured via I²C or factory-programmed NVM.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	6 differential outputs (or 12 LVCMOS); no shared VDDO - each output has dedicated supply pin for independent voltage control.
Jitter (RMS)	190 fs (measured at 12 kHz–20 MHz offset, external crystal reference); meets PCIe Gen4 SRIS requirements.
Frequency synthesis	Any-frequency generation up to 250 MHz via MultiSynth; integer outputs up to 333.33 MHz; 0 ppm synthesis error.
Input reference	External crystal only (16–50 MHz on XA/XB); SI5332CC08817-GM1R belongs to Si5332A/B/C/D family - no embedded crystal.
Supply voltages	VDD core: 1.8/2.5/3.3 V; VDDO outputs: 1.5/1.8/2.5/3.3 V selectable per pin - enables mixed-voltage clock distribution.
Configuration interface	I²C (SCLK/SDATA); factory-programmed NVM stores default config; ClockBuilder Pro assigns custom part number (e.g., CC08817).
Operating temperature	–40 °C to +85 °C; qualified for industrial and networking equipment environments.

Pinout & Package

SI5332CC08817-GM1R uses a 5×5 mm, 32-pin QFN package (GM1 suffix), RoHS-6 compliant, with exposed thermal pad. Pinout follows Si5332-GM1 functional layout: 6 differential output pairs (OUT0–OUT5), 6 corresponding VDDO pins, 2 crystal connections (XA/XB), 2 differential inputs (CLKIN_2/CLKIN_2#), 5 universal hardware input pins (INPUT1–INPUT5), plus power, ground, and I²C interface.

Pin/Terminal	Circuit Role	Design Meaning
OUT0, OUT0b	Differential clock output pair	Configurable signal format (LVDS/LVPECL/HCSL/LVCMOS); individually enabled/disabled; skew adjustable ±122.5 ps.
VDDO0	Output supply for OUT0/OUT0b	Independent 1.5/1.8/2.5/3.3 V rail - allows mixed-signal voltage domains on same device.
XA, XB	Crystal oscillator terminals	Accepts 16–50 MHz fundamental-mode crystal; internal load capacitance configurable (2–30 pF) or disabled for external tuning.
INPUT1–INPUT5	Universal hardware control inputs	Configurable in ClockBuilder Pro as OE#, spread spectrum enable, input select, or I²C address - no fixed function.
SCLK, SDATA	I²C serial interface	Standard two-wire bus (100/400 kHz) for in-system programming; supports read/write of all configuration registers.

Key Features

Feature	Design Value
MultiSynth™ fractional synthesis	Enables exact-frequency generation (e.g., 156.25 MHz, 212.5 MHz) on any output without external loop filters or VCXOs.
Cross-point mux architecture	Routes any MultiSynth or integer divider output to any of six differential outputs - eliminates fixed-path routing limitations.
Individual VDDO per output	Supports simultaneous 1.8 V LVDS and 3.3 V LVCMOS outputs - critical for FPGA+ASIC mixed-voltage clock trees.
Programmable output skew	Adjustable in 35 ps increments across ±122.5 ps range - enables precise inter-output timing alignment for SerDes lanes.
Multi-profile NVM storage	Stores up to 16 configurations; enables glitchless on-the-fly frequency switching between preloaded profiles.

Applications

Ethernet Switch Timing	Server PCIe Clock Distribution
Use Scenario: Synchronizing 10/25/100 GbE PHYs, MACs, and packet processors in layer-3 switches with strict jitter budgets. IC Role / Device Role / Timing Role: Primary clock generator providing multiple independent frequencies (e.g., 156.25 MHz, 312.5 MHz, 625 MHz) with sub-200 fs jitter to meet IEEE 802.3bj SRIS specs. Use Value: Replaces 3–4 discrete oscillators and fanout buffers; eliminates board-level jitter accumulation from cascaded PLLs.	Use Scenario: Delivering synchronized reference clocks to CPU, GPU, NVMe controllers, and PCIe root complexes in dual-socket servers. IC Role / Device Role / Timing Role: Single-chip clock tree source generating PCIe Gen4/Gen5 REFCLK (100 MHz), USB 3.2 (100 MHz), and SATA (75 MHz) with independent voltage rails. Use Value: Enables per-component voltage optimization (e.g., 1.8 V for SerDes, 3.3 V for legacy peripherals) without discrete regulators.
Broadcast Video Synchronization	Industrial Embedded Computing
Use Scenario: Aligning frame timing across SMPTE 2110 IP video encoders, decoders, and transport processors in broadcast infrastructure. IC Role / Device Role / Timing Role: Low-jitter master clock generator producing genlock-capable 27 MHz, 74.25 MHz, and 148.5 MHz outputs with <1 ps inter-channel skew. Use Value: Eliminates frame tearing and audio-video desync by guaranteeing deterministic phase relationships across all outputs.	Use Scenario: Providing robust, reconfigurable clocking for ARM-based edge AI gateways operating in extended temperature ranges. IC Role / Device Role / Timing Role: Industrial-grade clock source with –40 °C to +85 °C operation, I²C programmability, and fail-safe output disable via hardware pin. Use Value: Reduces BOM count and layout area vs. fixed-frequency oscillators + level shifters; supports field firmware updates to new timing schemes.

Ethernet Switch Timing

Server PCIe Clock Distribution

Use Scenario: Synchronizing 10/25/100 GbE PHYs, MACs, and packet processors in layer-3 switches with strict jitter budgets.

IC Role / Device Role / Timing Role: Primary clock generator providing multiple independent frequencies (e.g., 156.25 MHz, 312.5 MHz, 625 MHz) with sub-200 fs jitter to meet IEEE 802.3bj SRIS specs.

Use Value: Replaces 3–4 discrete oscillators and fanout buffers; eliminates board-level jitter accumulation from cascaded PLLs.

Use Scenario: Delivering synchronized reference clocks to CPU, GPU, NVMe controllers, and PCIe root complexes in dual-socket servers.

IC Role / Device Role / Timing Role: Single-chip clock tree source generating PCIe Gen4/Gen5 REFCLK (100 MHz), USB 3.2 (100 MHz), and SATA (75 MHz) with independent voltage rails.

Use Value: Enables per-component voltage optimization (e.g., 1.8 V for SerDes, 3.3 V for legacy peripherals) without discrete regulators.

Broadcast Video Synchronization

Industrial Embedded Computing

Use Scenario: Aligning frame timing across SMPTE 2110 IP video encoders, decoders, and transport processors in broadcast infrastructure.

IC Role / Device Role / Timing Role: Low-jitter master clock generator producing genlock-capable 27 MHz, 74.25 MHz, and 148.5 MHz outputs with <1 ps inter-channel skew.

Use Value: Eliminates frame tearing and audio-video desync by guaranteeing deterministic phase relationships across all outputs.

Use Scenario: Providing robust, reconfigurable clocking for ARM-based edge AI gateways operating in extended temperature ranges.

IC Role / Device Role / Timing Role: Industrial-grade clock source with –40 °C to +85 °C operation, I²C programmability, and fail-safe output disable via hardware pin.

Use Value: Reduces BOM count and layout area vs. fixed-frequency oscillators + level shifters; supports field firmware updates to new timing schemes.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332AC08817-GM1R	Same 32-QFN package and 6-output architecture, but Si5332A grade - supports full fractional synthesis (vs. SI5332CC08817-GM1R's Si5332C grade with integer+fractional mode).	Required when non-integer ratios (e.g., 133.33 MHz) must be generated on all outputs; SI5332CC08817-GM1R supports fractional synthesis but with documented limits per variant.	Select Si5332AC08817-GM1R if design requires arbitrary fractional frequencies on every output; otherwise SI5332CC08817-GM1R suffices for most 10G/25G Ethernet timing plans.
LMK04832RTAR	14-output, 48-QFN JESD204B clock jitter cleaner with integrated dual-loop PLL; higher power, larger footprint, no embedded crystal option.	Used where sub-100 fs jitter cleaning (not just generation) is required, e.g., RF sampling systems; lacks per-output VDDO flexibility.	Choose LMK04832RTAR only when input clock cleanup (not just synthesis) is mandatory; SI5332CC08817-GM1R is superior for pure multi-frequency generation with voltage agility.

Compared with Si5332AC08817-GM1R, SI5332CC08817-GM1R offers identical package and pinout but targets cost-optimized integer+fractional applications; versus LMK04832RTAR, it trades jitter cleaning capability for smaller size, lower power, and per-output voltage control - making it optimal for space-constrained, multi-rail networking gear.

Availability

SI5332CC08817-GM1R is available at Aetrix Electronics and suitable for Ethernet switches, server backplanes, and broadcast video equipment requiring stable component supply, long-term lifecycle assurance, and factory-programmed configuration traceability.

Supply support for SI5332CC08817-GM1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Silicon Labs is a fabless semiconductor company specializing in timing, wireless, and IoT solutions, with over 20 years of leadership in high-performance clock technology.

The Si5332 family was designed to replace multiple fixed-frequency oscillators and clock buffers with a single programmable device - targeting datacenter, telecom, and professional AV systems needing flexible, low-jitter timing.

FAQ

What is the crystal frequency range supported by SI5332CC08817-GM1R?

SI5332CC08817-GM1R supports external fundamental-mode crystals from 16 MHz to 50 MHz on its XA/XB pins. It belongs to the Si5332A/B/C/D series and does not include an embedded crystal - unlike Si5332E/F/G/H variants. The internal oscillator circuitry is optimized for this range to achieve 190 fs RMS jitter performance.

Does SI5332CC08817-GM1R support spread spectrum clocking?

Yes, SI5332CC08817-GM1R supports both center-spread and down-spread spectrum modulation from –0.1% to –2.5% in 0.01% steps at 30–33 kHz. Spread spectrum can be enabled via I²C register write or by assigning one of the five universal hardware input pins (INPUT1–INPUT5) as a spread enable control in ClockBuilder Pro.

Can SI5332CC08817-GM1R generate different output voltages simultaneously?

Yes, SI5332CC08817-GM1R provides six independent VDDO pins (VDDO0–VDDO5), each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows concurrent LVDS (1.8 V), LVPECL (3.3 V), and LVCMOS (2.5 V) outputs - essential for interfacing with heterogeneous ASIC/FPGA voltage domains without external level shifters.

How many hardware input pins does SI5332CC08817-GM1R have, and what can they be used for?

SI5332CC08817-GM1R features five universal hardware input pins (INPUT1–INPUT5). Using ClockBuilder Pro, these can be assigned as output enable (OE#), spread spectrum enable, input clock selection (CLKIN_SEL), output frequency profile select, or I²C address select - providing flexible, pin-strapped control without firmware intervention.

Is SI5332CC08817-GM1R pin-compatible with other Si5332 variants in the GM1 package?

Yes, all Si5332-GM1 devices (32-pin QFN) share identical mechanical footprint and pinout, including SI5332AC08817-GM1R and SI5332BC08817-GM1R. Electrical compatibility depends on grade-specific features - e.g., Si5332A supports full fractional synthesis on all outputs, while Si5332C (SI5332CC08817-GM1R) supports integer+fractional mode per datasheet Table 2.1.

SI5332CC08817-GM1R Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5332CC08817-GM1R FAQ

1.How can I place an order for SI5332CC08817-GM1R through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5332CC08817-GM1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5332CC08817-GM1R reliable?

The price and inventory of SI5332CC08817-GM1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5332CC08817-GM1R is usually 5 days.

3.What payment methods are accepted for SI5332CC08817-GM1R?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5332CC08817-GM1R transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5332CC08817-GM1R?

SI5332CC08817-GM1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5332CC08817-GM1R order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5332CC08817-GM1R?

For technical support, including SI5332CC08817-GM1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5332CC08817-GM1R requirements.

6.How does Aetrix verify that SI5332CC08817-GM1R is sourced from the original manufacturer or authorized distributors?

All SI5332CC08817-GM1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5332CC08817-GM1R meets industry standards.

7.What is the process for return or replacement of SI5332CC08817-GM1R?

All SI5332CC08817-GM1R units undergo pre-shipment inspection (PSI). If there is an issue with SI5332CC08817-GM1R, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5332CC08817-GM1R part is unused and in its original packaging.

Return procedure for SI5332CC08817-GM1R:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…