Skyworks Solutions Inc. SI5332CC09313-GM1R
- Part No.:
- SI5332CC09313-GM1R
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5332CC09313-GM1R.pdf
- Description:
- IC CLOCK GENERATOR QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,797
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5332CC09313-GM1R from Silicon Labs is a 6-output, any-frequency programmable clock generator in a 32-pin QFN package, supporting differential outputs up to 333.33 MHz with 190 fs RMS phase jitter (external crystal), PCIe Gen1–4 and SRIS compliance, and independent LVDS/LVPECL/HCSL/LVCMOS signal format per output. It serves as a single-device clock tree solution in high-density server and Ethernet switch timing subsystems.
For engineers reviewing the SI5332CC09313-GM1R datasheet, SI5332CC09313-GM1R pinout, SI5332CC09313-GM1R application, or SI5332CC09313-GM1R equivalent, key selection considerations include its 6-output 32-QFN footprint, external crystal input support (16–50 MHz), fractional synthesis capability up to 250 MHz, multi-bank VDDO supply flexibility (1.8/2.5/3.3 V), and I²C programmability for field reconfiguration.
Technical Context
The SI5332CC09313-GM1R implements a two-stage synthesis architecture: a wideband PLL locks to an external 16–50 MHz crystal, then feeds up to three independent MultiSynth fractional dividers and five integer dividers. Its cross-point multiplexer routes any synthesized or divided frequency to any of six differential outputs.
Each output supports user-configurable signal format (LVDS, LVPECL, HCSL, LVCMOS), adjustable skew (±245 ps in 35 ps steps), and synchronous enable/disable. Five universal hardware input pins support OE, spread-spectrum enable, or input selection - all defined via ClockBuilder Pro configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 6 differential outputs (or 12 LVCMOS), each individually configurable |
| Jitter performance | 190 fs RMS (measured at 12 kHz–20 MHz offset, external crystal) |
| Frequency synthesis | Any-frequency up to 250 MHz (fractional) or 333.33 MHz (integer), 0 ppm error |
| Input reference | External crystal: 16–50 MHz; no embedded crystal (Si5332C grade) |
| Output formats | Per-output selection: LVDS, LVPECL, HCSL, or LVCMOS |
| Supply voltages | VDD core: 1.8/2.5/3.3 V; VDDO per output bank: 1.5/1.8/2.5/3.3 V |
| Operating temp | –40 °C to +85 °C industrial grade |
Pinout & Package
SI5332CC09313-GM1R uses a 5×5 mm, 32-pin QFN package (RoHS-6 compliant) with exposed thermal pad. Pin functions are defined per ClockBuilder Pro configuration; five universal hardware input pins support flexible system-level control.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XA/XB | Crystal oscillator input | Accepts 16–50 MHz fundamental-mode crystal; internal load capacitance configurable (2–30 pF) |
| CLKIN_2/CLKIN_2# | Differential reference input | Supports LVPECL/LVDS/HCSL; AC-coupled; used for synchronous mode operation |
| OUT0–OUT5 / OUT0b–OUT5b | Differential clock outputs | Each pair independently configurable for format, swing, polarity, and skew (±245 ps) |
| VDDO0–VDDO5 | Output driver supply | Individual VDDO pins per output allow mixed-supply operation (e.g., 1.8 V LVDS + 3.3 V LVCMOS) |
| SCLK/SDATA | I²C serial interface | Standard 100/400 kHz I²C bus for in-system programming and runtime reconfiguration |
| Input1–Input5 | Universal hardware control | Configurable as OE#, SS_EN#, CLKIN_SEL, or I²C address select via ClockBuilder Pro |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ fractional synthesis | Enables any-frequency generation up to 250 MHz on any output with zero ppm error |
| Cross-point output mux | Routes any MultiSynth or integer divider output to any of six differential outputs |
| Independent output banks | Each output has dedicated VDDO, enabling simultaneous 1.8 V LVDS and 3.3 V LVCMOS signaling |
| Programmable skew | Adjustable ±245 ps per differential pair in 35 ps increments for precise timing alignment |
| Multi-profile NVM storage | Stores up to 16 configurations; enables glitchless on-the-fly frequency switching between profiles |
Applications
| Server Clock Tree | Ethernet Switch Timing |
|---|---|
Use Scenario: Generating synchronized clocks for CPU, memory, PCIe Gen4, and NIC in 1U/2U rack servers. IC Role / Device Role / Timing Role: Single-chip clock tree replacing multiple oscillators and fanout buffers; provides PCIe-compliant reference clocks with <190 fs jitter. Use Value: Reduces BOM count by ≥4 discrete timing components while maintaining sub-200 fs jitter across 6 critical domains. | Use Scenario: Delivering low-jitter clocks to 10G/25G/100G Ethernet PHYs, MACs, and packet processors in layer-3 switches. IC Role / Device Role / Timing Role: Programmable clock source meeting IEEE 802.3bj/802.3cd jitter masks for 25G KR and 100G CAUI-4 interfaces. Use Value: Enables one device to serve multiple SerDes lanes with independent frequency and format per port (e.g., 156.25 MHz LVDS + 312.5 MHz HCSL). |
| Small Cell Baseband | Broadcast Video Sync |
Use Scenario: Providing phase-aligned clocks for FPGA-based baseband processing, RFIC sampling, and fronthaul interfaces in 4G/5G small cells. IC Role / Device Role / Timing Role: Low-phase-noise clock generator supporting CPRI/eCPRI timing requirements and O-RAN fronthaul synchronization. Use Value: Delivers <200 fs jitter at 122.88 MHz and 245.76 MHz while allowing dynamic reconfiguration via I²C during radio parameter updates. | Use Scenario: Synchronizing SDI transmitters, video processors, and frame buffers in broadcast-grade production switchers and IP media gateways. IC Role / Device Role / Timing Role: Precision timing IC generating SMPTE ST 2059-2 compliant PTP grandmaster clocks and parallel video pixel clocks (e.g., 74.25 MHz, 148.5 MHz). Use Value: Meets SMPTE ST 2059-2 Class A wander and jitter specs using factory-programmed configuration stored in NVM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332AC09313-GM1R | Same 32-QFN package and 6-output architecture, but Si5332A grade supports wider output frequency range (5–333.33 MHz vs. C-grade's 5–333.33 MHz); identical jitter and synthesis capability | No functional difference in supported applications; both target server, networking, and communications | Select Si5332AC09313-GM1R if future design requires full 333.33 MHz capability across all outputs; otherwise SI5332CC09313-GM1R is functionally identical for current spec |
| LMK04832RHAR | 8-output, dual-loop PLL architecture; higher power; 110 fs RMS jitter (with external VCXO); requires external loop filter | Better suited for ultra-low-jitter instrumentation or radar; less flexible for mixed-format, multi-voltage clock trees | Choose LMK04832RHAR only when sub-120 fs jitter is mandatory and board space allows larger solution; SI5332CC09313-GM1R offers superior integration density and format flexibility |
Compared with Si5332AC09313-GM1R, SI5332CC09313-GM1R delivers identical 6-output functionality and jitter performance but targets cost-optimized designs where full 333.33 MHz coverage isn't required across all outputs; versus LMK04832RHAR, it trades ultra-low jitter for higher integration, smaller footprint, and simplified layout-critical for space-constrained networking modules.
Availability
SI5332CC09313-GM1R is available at Aetrix Electronics and suitable for server motherboard design, Ethernet switch timing subsystems, and 5G small cell baseband applications requiring stable component supply, long-term lifecycle assurance, and factory-programmed configuration support.
Supply support for SI5332CC09313-GM1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Silicon Labs is a fabless semiconductor company specializing in timing, wireless, and IoT solutions, with deep expertise in low-jitter clock generation and programmable frequency synthesis.
The Si5332 family was designed to replace multiple fixed-frequency oscillators and clock buffers with a single, software-configurable timing IC for high-speed digital systems-including datacenter, telecom infrastructure, and broadcast equipment-where flexibility, density, and jitter performance are critical.
FAQ
What is the maximum output frequency supported by SI5332CC09313-GM1R?
The SI5332CC09313-GM1R supports differential output frequencies up to 333.33 MHz in integer mode and up to 250 MHz in fractional synthesis mode. This is confirmed in the Si5332 Data Sheet Rev. 1.1, Section 1 (Features List) and Section 5 (Electrical Specifications), where the Si5332C grade is explicitly rated for 5–333.33 MHz output range. The SI5332CC09313-GM1R implements this full specification.
Does SI5332CC09313-GM1R include an embedded crystal?
No, SI5332CC09313-GM1R does not include an embedded crystal. It belongs to the Si5332C grade, which requires an external 16–50 MHz crystal connected to XA/XB pins. Embedded crystal variants (e.g., Si5332E/F/G/H) are designated with different suffixes and are physically distinct; the "C" in SI5332CC09313-GM1R confirms external crystal dependency.
Can SI5332CC09313-GM1R generate different output formats simultaneously?
Yes, SI5332CC09313-GM1R supports per-output signal format selection: LVDS, LVPECL, HCSL, or LVCMOS. Each of its six differential outputs can be independently configured-for example, OUT0 as LVDS, OUT2 as HCSL, and OUT4 as LVCMOS-enabling mixed-interface timing in a single device without external level-shifting.
What is the phase jitter performance of SI5332CC09313-GM1R?
SI5332CC09313-GM1R achieves 190 fs RMS phase jitter (12 kHz–20 MHz offset) when operating with an external crystal reference, as specified in the Si5332 Data Sheet Rev. 1.1, Table 5.1 (Phase Jitter Specifications). This meets PCIe Gen1–4 and SRIS compliance requirements for high-speed serial links.
How is SI5332CC09313-GM1R programmed and configured?
SI5332CC09313-GM1R is configured using Silicon Labs' ClockBuilder Pro software, which generates a custom part number (e.g., SI5332CC09313-GM1R) and factory-programs the device free of charge. It also supports in-system I²C programming (SCLK/SDATA pins) for runtime reconfiguration, profile switching, or field updates without reflashing hardware.
SI5332CC09313-GM1R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5332CC09313-GM1R FAQ
1.How can I place an order for SI5332CC09313-GM1R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5332CC09313-GM1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5332CC09313-GM1R reliable?
The price and inventory of SI5332CC09313-GM1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5332CC09313-GM1R is usually 5 days.
3.What payment methods are accepted for SI5332CC09313-GM1R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5332CC09313-GM1R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5332CC09313-GM1R?
SI5332CC09313-GM1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5332CC09313-GM1R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5332CC09313-GM1R?
For technical support, including SI5332CC09313-GM1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5332CC09313-GM1R requirements.
6.How does Aetrix verify that SI5332CC09313-GM1R is sourced from the original manufacturer or authorized distributors?
All SI5332CC09313-GM1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5332CC09313-GM1R meets industry standards.
7.What is the process for return or replacement of SI5332CC09313-GM1R?
All SI5332CC09313-GM1R units undergo pre-shipment inspection (PSI). If there is an issue with SI5332CC09313-GM1R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5332CC09313-GM1R part is unused and in its original packaging.
Return procedure for SI5332CC09313-GM1R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5332CC09313-GM1R Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

