Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5332DC10652-GM3

Name: SI5332DC10652-GM3
Brand: Skyworks Solutions Inc.
SKU: SI5332DC10652-GM3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5332DC10652-GM3

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5332DC10652-GM3.pdf

Description:: IC CLOCK GENERATOR QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,381

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5332DC10652-GM3 from Silicon Labs is a 12-output, 48-pin QFN programmable clock generator with MultiSynth™ fractional synthesis, delivering 190 fs RMS phase jitter (external crystal), 5–333.33 MHz differential output frequency range, and support for LVDS/LVPECL/HCSL/LVCMOS signal formats per output. It serves as a high-density clock tree solution in Ethernet switches and server timing subsystems.

For engineers reviewing the SI5332DC10652-GM3 datasheet, SI5332DC10652-GM3 pinout, SI5332DC10652-GM3 application, or SI5332DC10652-GM3 equivalent, key selection considerations include its 12-differential-output capability, embedded vs. external crystal configuration, I²C programmability, multi-bank VDDO voltage independence, and PCIe Gen4/SRIS compliance.

Technical Context

The SI5332DC10652-GM3 implements a two-stage synthesis architecture: a wideband PLL locks to either an external 16–50 MHz crystal or differential input clock (10–250 MHz), then feeds up to three independent MultiSynth fractional dividers and five integer dividers. Its cross-point mux routes any synthesized or divided frequency to any of twelve differential outputs.

Each output bank (A–D) shares a dedicated VDDO supply (1.8/2.5/3.3 V), enabling mixed-voltage clock distribution; output signal format (LVDS/LVPECL/HCSL/LVCMOS), polarity, skew (±245 ps in 35 ps steps), and enable/disable are individually configurable per channel via I²C or factory-programmed NVM.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Count	12 differential outputs (24 LVCMOS possible), organized in four banks (A–D) with shared VDDO per bank.
Phase Jitter (RMS)	190 fs (measured over 12 kHz–20 MHz offset, external crystal reference).
Output Frequency Range	Differential: 5–333.33 MHz; supports integer and fractional synthesis up to 250 MHz.
Input Reference	External crystal (16–50 MHz) or differential clock (10–250 MHz); no embedded crystal (Si5332D grade).
Supply Voltages	VDD core: 1.8/2.5/3.3 V; VDDO banks: 1.8/2.5/3.3 V (differential), 1.5/1.8/2.5/3.3 V (LVCMOS).
Interface	I²C serial interface (up to 400 kHz) for in-system programming; factory-programmable NVM stores default config.
Compliance	PCIe Gen1/2/3/4 and SRIS compliant; RoHS-6 certified; operating temperature: –40 to +85 °C.

Pinout & Package

SI5332DC10652-GM3 is housed in a 6×6 mm, 48-pin QFN package (RoHS-6 compliant) with exposed thermal pad. Pin functions are defined per the Si5332 48-QFN pinout (Rev. 1.1, Section 6.1), supporting twelve differential outputs (OUT0–OUT11), six VDDO pins (VDDO0–VDDO5), seven universal hardware input pins (IN1–IN7), and dual differential inputs (CLKIN_2/CLKIN_2#, CLKIN_3/CLKIN_3#).

Pin/Terminal	Circuit Role	Design Meaning
OUT0 / OUT0b	Differential clock output pair (Bank A)	Configurable signal format (LVDS/LVPECL/HCSL/LVCMOS); driven by cross-point mux from MultiSynth or INT divider.
VDDO0	Output supply for Bank A	Independent 1.8/2.5/3.3 V rail enabling mixed-voltage clock fanout to downstream devices.
CLKIN_2 / CLKIN_2#	Differential reference input	Accepts 10–250 MHz LVDS/LVPECL/HCSL; selectable as primary reference via register or HW pin CLKIN_SEL.
IN1–IN7	Universal hardware input pins	Configurable in ClockBuilder Pro as OE#, spread-spectrum enable, input select, or I²C address pins.
XA / XB	External crystal connection	Supports 16–50 MHz fundamental-mode crystals; internal load capacitance (2–30 pF) programmable via register.

Key Features

Feature	Design Value
Any-frequency synthesis	MultiSynth™ enables zero-error fractional synthesis on any output up to 250 MHz - eliminates need for multiple fixed-frequency oscillators.
Multi-bank voltage isolation	Four independent VDDO banks allow simultaneous 1.8 V, 2.5 V, and 3.3 V differential outputs - supports heterogeneous ASIC/FPGA interfaces.
Per-output signal format control	Each output pair independently set to LVDS, LVPECL, HCSL, or LVCMOS - avoids level-shifting components in mixed-signal systems.
Configurable output skew	±245 ps adjustment in 35 ps increments per differential pair - enables precise timing alignment across parallel data paths (e.g., SerDes lanes).
Synchronous output disable	Glitch-free enable/disable synchronized to clock edge - prevents runt pulses during power sequencing or dynamic reconfiguration.

Applications

Ethernet Switch Timing	Server Baseboard Management
Use Scenario: High-port-count 10/25/100 GbE switch ASICs requiring multiple synchronous clocks at 156.25 MHz, 312.5 MHz, and 625 MHz with tight skew control. IC Role / Device Role / Timing Role: Primary clock tree generator providing jitter-clean, multi-frequency, multi-format clocks to switch fabric, PHYs, and management controllers. Use Value: Replaces 4–6 discrete oscillators and buffers; reduces BOM count and PCB area while meeting IEEE 802.3bj jitter specs (< 500 fs RMS).	Use Scenario: BMC (Baseboard Management Controller) subsystem needing isolated 32.768 kHz RTC clock, 25 MHz PCIe reference, and 100 MHz system bus clock. IC Role / Device Role / Timing Role: Single-chip timing source delivering mixed-voltage, mixed-format clocks to disparate low-power and high-speed domains. Use Value: Eliminates voltage translation and discrete crystal circuits; VDDO bank isolation prevents noise coupling between management and compute domains.
Storage Controller Synchronization	Industrial Embedded Computing
Use Scenario: NVMe SSD controller requiring PCIe Gen4-compliant 100 MHz reference and 125 MHz SATA link clocks with < 1 ps inter-clock skew. IC Role / Device Role / Timing Role: Jitter-optimized clock synthesizer generating synchronized, spread-spectrum-enabled clocks for host interface and NAND flash channels. Use Value: Meets PCIe Gen4 SRIS spec (1.5 ps RMS jitter limit); configurable spread spectrum reduces EMI without degrading timing margin.	Use Scenario: Ruggedized industrial PC with Intel Atom/Celeron SoC, FPGA co-processor, and Gigabit Ethernet PHY - all requiring different clock frequencies and voltage levels. IC Role / Device Role / Timing Role: Unified clock source delivering 14.31818 MHz (legacy ISA), 100 MHz (PCIe), and 125 MHz (GMII) from one device. Use Value: Simplifies thermal design (single QFN vs. multiple oscillators); extended –40 to +85 °C operation ensures reliability in uncontrolled environments.

Ethernet Switch Timing

Server Baseboard Management

Use Scenario: High-port-count 10/25/100 GbE switch ASICs requiring multiple synchronous clocks at 156.25 MHz, 312.5 MHz, and 625 MHz with tight skew control.

IC Role / Device Role / Timing Role: Primary clock tree generator providing jitter-clean, multi-frequency, multi-format clocks to switch fabric, PHYs, and management controllers.

Use Value: Replaces 4–6 discrete oscillators and buffers; reduces BOM count and PCB area while meeting IEEE 802.3bj jitter specs (< 500 fs RMS).

Use Scenario: BMC (Baseboard Management Controller) subsystem needing isolated 32.768 kHz RTC clock, 25 MHz PCIe reference, and 100 MHz system bus clock.

IC Role / Device Role / Timing Role: Single-chip timing source delivering mixed-voltage, mixed-format clocks to disparate low-power and high-speed domains.

Use Value: Eliminates voltage translation and discrete crystal circuits; VDDO bank isolation prevents noise coupling between management and compute domains.

Storage Controller Synchronization

Industrial Embedded Computing

Use Scenario: NVMe SSD controller requiring PCIe Gen4-compliant 100 MHz reference and 125 MHz SATA link clocks with < 1 ps inter-clock skew.

IC Role / Device Role / Timing Role: Jitter-optimized clock synthesizer generating synchronized, spread-spectrum-enabled clocks for host interface and NAND flash channels.

Use Value: Meets PCIe Gen4 SRIS spec (1.5 ps RMS jitter limit); configurable spread spectrum reduces EMI without degrading timing margin.

Use Scenario: Ruggedized industrial PC with Intel Atom/Celeron SoC, FPGA co-processor, and Gigabit Ethernet PHY - all requiring different clock frequencies and voltage levels.

IC Role / Device Role / Timing Role: Unified clock source delivering 14.31818 MHz (legacy ISA), 100 MHz (PCIe), and 125 MHz (GMII) from one device.

Use Value: Simplifies thermal design (single QFN vs. multiple oscillators); extended –40 to +85 °C operation ensures reliability in uncontrolled environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332DC10652-GM2	8-output, 40-pin QFN variant; identical core architecture and jitter performance but fewer outputs and VDDO banks.	Suitable for lower-port-count switches or single-ASIC systems where 12 outputs are unnecessary.	Select GM2 when board space or cost constraints outweigh need for full 12-output flexibility.
Si5341A-D-GM	4-output, higher-jitter (220 fs RMS) clock generator with integrated crystal; lacks MultiSynth fractional synthesis on all outputs.	Better suited for simpler timing trees where only 2–4 frequencies are needed and ultra-low jitter is secondary.	Choose Si5341A-D-GM only if application requires embedded crystal and ≤4 outputs - not a functional replacement for SI5332DC10652-GM3.

Compared with SI5332DC10652-GM2, the SI5332DC10652-GM3 provides 50% more differential outputs and four independent VDDO banks versus two - critical for complex multi-ASIC timing. Versus Si5341A-D-GM, it delivers 30 fs lower jitter, full fractional synthesis on all outputs, and scalable output count - making it the only viable option for PCIe Gen4+ and high-density networking.

Availability

SI5332DC10652-GM3 is available at Aetrix Electronics and suitable for Ethernet switches, server baseboard management, and storage controller applications requiring stable component supply, long-term lifecycle assurance, and factory-programmable timing solutions.

Supply support for SI5332DC10652-GM3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Silicon Labs is a fabless semiconductor company specializing in timing, wireless, and IoT solutions, with deep expertise in low-jitter clock generation and programmable frequency synthesis.

The Si5332 family was designed to replace multiple fixed-frequency oscillators and clock buffers in high-speed communications infrastructure, offering field-programmable flexibility without sacrificing jitter performance or power efficiency.

FAQ

What is the crystal frequency range supported by SI5332DC10652-GM3?

The SI5332DC10652-GM3 supports external fundamental-mode crystals from 16 MHz to 50 MHz connected to XA/XB pins. It does not include an embedded crystal (Si5332D grade), so external crystal operation is required for free-run mode. Crystal load capacitance is programmable from 2 pF to 30 pF via internal registers, and external capacitors may be used in conjunction with internal settings.

Does SI5332DC10652-GM3 support PCIe Gen4 reference clock requirements?

Yes, SI5332DC10652-GM3 is explicitly PCIe Gen1/2/3/4 and SRIS compliant. Its 190 fs RMS phase jitter (12 kHz–20 MHz) meets the PCIe Gen4 specification limit of ≤1.5 ps RMS (equivalent to ~220 fs RMS in typical measurement bandwidths), and its spread-spectrum capability supports SRIS EMI reduction without violating jitter budgets.

How many independent voltage domains does SI5332DC10652-GM3 support for its outputs?

The SI5332DC10652-GM3 supports four independent VDDO voltage domains (VDDO0–VDDO5 mapped across Banks A–D), each configurable for 1.8 V, 2.5 V, or 3.3 V. This allows simultaneous delivery of differential clocks at different logic levels - for example, 1.8 V to an FPGA bank and 3.3 V to a legacy PHY - without external level shifters.

Can SI5332DC10652-GM3 generate both LVDS and LVPECL outputs simultaneously?

Yes, SI5332DC10652-GM3 allows per-output signal format configuration. Any differential output pair (e.g., OUT0/OUT0b, OUT5/OUT5b) can be independently set to LVDS, LVPECL, HCSL, or LVCMOS via ClockBuilder Pro or I²C registers - enabling concurrent LVDS clocks for memory interfaces and LVPECL clocks for high-speed SerDes in the same system.

What is the maximum output frequency achievable with fractional synthesis on SI5332DC10652-GM3?

The SI5332DC10652-GM3 supports fractional synthesis up to 250 MHz on any output. Integer synthesis extends to 333.33 MHz. The device uses MultiSynth™ technology to achieve 0 ppm frequency error at any target within these ranges, eliminating the need for custom crystal oscillators or frequency translators in precision timing applications.

SI5332DC10652-GM3 Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tray

Product Status:: Not For New Designs

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5332DC10652-GM3 FAQ

1.How can I place an order for SI5332DC10652-GM3 through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5332DC10652-GM3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5332DC10652-GM3 reliable?

The price and inventory of SI5332DC10652-GM3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5332DC10652-GM3 is usually 5 days.

3.What payment methods are accepted for SI5332DC10652-GM3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5332DC10652-GM3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5332DC10652-GM3?

SI5332DC10652-GM3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5332DC10652-GM3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5332DC10652-GM3?

For technical support, including SI5332DC10652-GM3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5332DC10652-GM3 requirements.

6.How does Aetrix verify that SI5332DC10652-GM3 is sourced from the original manufacturer or authorized distributors?

All SI5332DC10652-GM3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5332DC10652-GM3 meets industry standards.

7.What is the process for return or replacement of SI5332DC10652-GM3?

All SI5332DC10652-GM3 units undergo pre-shipment inspection (PSI). If there is an issue with SI5332DC10652-GM3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5332DC10652-GM3 part is unused and in its original packaging.

Return procedure for SI5332DC10652-GM3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…