Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5332D-D-AM2

Name: SI5332D-D-AM2
Brand: Skyworks Solutions Inc.
SKU: SI5332D-D-AM2
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5332D-D-AM2

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 40-VFQFN Exposed Pad

Datasheet:: SI5332D-D-AM2.pdf

Description:: IC CLOCK GENERATOR 40QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,709

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5332D-D-AM2 from Skyworks Solutions is an AEC-Q100 qualified automotive-grade clock generator delivering up to 8 differential outputs with 190 fs RMS phase jitter, PCIe Gen 1–5 compliance, and SmartClock™ fault monitoring. It synthesizes any-frequency outputs from 5 to 200 MHz using MultiSynth™ fractional synthesis and supports mixed-supply operation across independent output banks - deployed in ADAS ECUs and digital cockpit systems.

For engineers reviewing the SI5332D-D-AM2 datasheet, SI5332D-D-AM2 pinout, SI5332D-D-AM2 application, or SI5332D-D-AM2 equivalent, this page provides verified technical context, validated pin assignments for the 40-pin QFN package, confirmed SmartClock health-monitoring behavior, and real-world substitution guidance for automotive timing designs requiring AEC-Q100 Grade 2 (–40°C to +105°C) operation.

Technical Context

The SI5332D-D-AM2 implements a two-stage synthesis architecture: a wideband PLL locks to a 16–50 MHz crystal or 10–250 MHz differential/LVCMOS input clock, then feeds two independent MultiSynth™ fractional synthesis paths and up to five integer dividers. Its cross-point mux routes any synthesized or divided frequency to any of eight differential outputs.

SmartClock™ functionality uses universal hardware pins (e.g., LOS, FOOF, CLK_SEL) to monitor primary/redundant reference inputs, signal faults to ASIL-rated MCUs, and enable failover switching - with AlwaysOn mode sustaining output clocks within ±5% frequency accuracy during dual-reference failure.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	8 differential clock outputs (supports up to 16 LVCMOS via dual-output configuration)
Jitter (RMS)	190 fs - enables PCIe Gen5 and high-speed SerDes link timing margin
Frequency range	5–200 MHz differential outputs; supports integer and fractional synthesis modes
Input support	External crystal (16–50 MHz), differential clock (10–250 MHz), or LVCMOS clock (10–170 MHz)
Supply flexibility	Core VDD: 1.8/2.5/3.3 V; independent VDDO banks: 1.5/1.8/2.5/3.3 V per output group
Automotive qualification	AEC-Q100 Grade 2 (–40°C to +105°C) and AEC-Q006 qualified
Interface	I²C serial interface (SCLK/SDATA) for configuration and NVM programming

Pinout & Package

SI5332D-D-AM2 is housed in a 6×6 mm, 40-pin QFN package (exposed thermal pad) with wettable flanks, RoHS-6 compliant and Pb-free. Pin assignments are validated per Skyworks Si5332-AM2 40-QFN Pin Descriptions (Reference Manual Rev. 206325A, pp. 40–44).

Pin/Terminal	Circuit Role	Design Meaning
XA/XB	Crystal oscillator input	Accepts 16–50 MHz fundamental-mode crystal; internal CL programmable (2.5–21.5 pF)
CLKIN_2/CLKIN_2#	Differential reference input	LVPECL/LVDS/HCSL-compatible; supports 10–250 MHz sync source
VDDO0–VDDO5	Output supply rails	Six independent VDDO pins power four dedicated outputs + Bank A/B; each configurable for 1.5/1.8/2.5/3.3 V
OUT0–OUT7 / OUT0b–OUT7b	Differential clock outputs	Eight fully configurable pairs; each supports LVDS/LVPECL/HCSL/LVCMOS formats
UNIV1–UNIV7	Universal hardware pins	User-defined in ClockBuilder Pro for OE, spread-spectrum enable, CLK_SEL, LOS, FOOF, RESET, or I²C address select
SCLK/SDATA	I²C interface	Standard two-wire bus for register access, NVM programming, and runtime reconfiguration

Key Features

Feature	Design Value
SmartClock™ health monitoring	Real-time detection of loss-of-signal (LOS) and out-of-frequency (FOOF) on primary/redundant references; fault reporting via dedicated UNIV pins
AlwaysOn fail-safe mode	Maintains all eight clock outputs within ±5% of target frequency when both primary and backup references fail
MultiSynth™ fractional synthesis	Enables any-frequency generation up to 200 MHz on any output with zero ppm synthesis error
Configurable output banks	Four output banks (two dedicated + Bank A/B) with independent VDDO supplies - supports mixed-voltage SoC interfaces
PCIe Gen 1–5 compliance	Meets jitter, skew, and spread-spectrum requirements for PCIe root complex and endpoint timing
Factory-programmed NVM	Custom configurations assigned via ClockBuilder Pro receive free factory programming - no field programming required for production units

Applications

ADAS ECU Timing	Automotive Gateway Clocking
Use Scenario: Synchronizing radar preprocessing, sensor fusion, and CAN FD/FlexRay communication in Level 2+ ADAS domain controllers. IC Role / Device Role / Timing Role: Central clock generator providing low-jitter, fault-monitored clocks to multiple SoCs, FPGAs, and transceivers. Use Value: Replaces 3–4 discrete oscillators and buffers while enabling failover between primary GPS-clock and backup crystal reference under ISO 26262 ASIL-B conditions.	Use Scenario: Driving Ethernet AVB, LIN, and legacy CAN clusters in zonal gateway modules with mixed-voltage PHYs. IC Role / Device Role / Timing Role: Programmable clock hub generating 125 MHz (Ethernet), 40 MHz (CAN FD), and 20 MHz (LIN) simultaneously from single crystal. Use Value: Eliminates inter-clock skew across domains and reduces BOM count by consolidating timing for heterogeneous network interfaces.
Digital Cockpit SoC Interface	Lidar Sensor Timing
Use Scenario: Supplying synchronized pixel clock, MIPI D-PHY reference, and audio codec clocks to infotainment SoC and display processors. IC Role / Device Role / Timing Role: Multi-format clock source delivering LVDS (display), LVCMOS (audio), and HCSL (MIPI) outputs from shared synthesis engine. Use Value: Enables precise phase alignment between video frame capture and audio sampling - critical for lip-sync accuracy in IVI systems.	Use Scenario: Providing time-of-flight (ToF) reference clocks and ADC sampling triggers for 905 nm and 1550 nm FMCW lidar modules. IC Role / Device Role / Timing Role: Ultra-low-jitter generator producing 1 GHz sampling clock (via integer divider chain) and 100 MHz system clock. Use Value: Achieves <1 ps RMS jitter contribution to ToF measurement - directly improving distance resolution below 1 cm.

ADAS ECU Timing

Automotive Gateway Clocking

Use Scenario: Synchronizing radar preprocessing, sensor fusion, and CAN FD/FlexRay communication in Level 2+ ADAS domain controllers.

IC Role / Device Role / Timing Role: Central clock generator providing low-jitter, fault-monitored clocks to multiple SoCs, FPGAs, and transceivers.

Use Value: Replaces 3–4 discrete oscillators and buffers while enabling failover between primary GPS-clock and backup crystal reference under ISO 26262 ASIL-B conditions.

Use Scenario: Driving Ethernet AVB, LIN, and legacy CAN clusters in zonal gateway modules with mixed-voltage PHYs.

IC Role / Device Role / Timing Role: Programmable clock hub generating 125 MHz (Ethernet), 40 MHz (CAN FD), and 20 MHz (LIN) simultaneously from single crystal.

Use Value: Eliminates inter-clock skew across domains and reduces BOM count by consolidating timing for heterogeneous network interfaces.

Digital Cockpit SoC Interface

Lidar Sensor Timing

Use Scenario: Supplying synchronized pixel clock, MIPI D-PHY reference, and audio codec clocks to infotainment SoC and display processors.

IC Role / Device Role / Timing Role: Multi-format clock source delivering LVDS (display), LVCMOS (audio), and HCSL (MIPI) outputs from shared synthesis engine.

Use Value: Enables precise phase alignment between video frame capture and audio sampling - critical for lip-sync accuracy in IVI systems.

Use Scenario: Providing time-of-flight (ToF) reference clocks and ADC sampling triggers for 905 nm and 1550 nm FMCW lidar modules.

IC Role / Device Role / Timing Role: Ultra-low-jitter generator producing 1 GHz sampling clock (via integer divider chain) and 100 MHz system clock.

Use Value: Achieves <1 ps RMS jitter contribution to ToF measurement - directly improving distance resolution below 1 cm.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332D-D-AM3	48-pin QFN, supports up to 12 differential outputs and four independent VDDO banks; identical SmartClock and jitter specs	Required when >8 outputs or >4 independent voltage domains needed (e.g., multi-SoC cockpit + ADAS integration)	Select AM3 only if additional outputs or bank isolation justify larger footprint and higher pin count
Si5341-A01879-GM	Non-automotive grade (industrial temp), same MultiSynth architecture and 190 fs jitter, but lacks AEC-Q100 qualification and SmartClock fault signaling	Acceptable for non-safety-critical test equipment or prototyping; not suitable for production automotive ECUs	Use only for bench validation or non-automotive embedded systems where AEC-Q100 and fail-safe monitoring are unnecessary

Compared with SI5332D-D-AM2, the AM3 variant adds output count and bank granularity at the cost of PCB area and routing complexity, while the Si5341 offers identical synthesis performance without automotive safety features - making SI5332D-D-AM2 the optimal balance of output density, fail-safe capability, and 40-pin QFN manufacturability for Tier 1 ADAS and cockpit modules.

Availability

SI5332D-D-AM2 is available at Aetrix Electronics and suitable for ADAS ECUs, automotive gateways, and digital cockpit systems requiring stable component supply, AEC-Q100 traceability, and long-term automotive lifecycle support.

Supply support for SI5332D-D-AM2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for automotive, infrastructure, and mobile markets.

The Si5332-AM family was designed specifically for automotive timing consolidation - integrating PCIe-compliant jitter performance, SmartClock fault resilience, and multi-voltage output flexibility into a single AEC-Q100 qualified device.

FAQ

What is the maximum output frequency supported by SI5332D-D-AM2?

The SI5332D-D-AM2 supports differential output frequencies from 5 MHz to 200 MHz. This limit applies specifically to the SI5332D variant, which operates in integer-only synthesis mode - unlike SI5332A/C variants that support fractional synthesis up to 333.33 MHz. The 200 MHz ceiling ensures robust PCIe Gen4/Gen5 common clock compliance and stable operation across the full –40°C to +105°C automotive temperature range.

Does SI5332D-D-AM2 require external loop filter components?

No, SI5332D-D-AM2 does not require external loop filter components. Its integrated wideband PLL uses an on-chip capacitor array and digitally controlled loop bandwidth tuning. All loop filter parameters are configured automatically by ClockBuilder Pro based on the selected input/output frequency plan and are stored in the device's NVM - eliminating manual compensation design and board space for passive components.

How many independent voltage domains does SI5332D-D-AM2 support for its outputs?

SI5332D-D-AM2 supports six independent output supply domains via VDDO0–VDDO5 pins. Two outputs (OUT0/OUT0b and OUT1/OUT1b) have dedicated VDDO supplies, while the remaining six outputs are grouped into Bank A (OUT2/OUT2b, OUT3/OUT3b) and Bank B (OUT4/OUT4b, OUT5/OUT5b, OUT6/OUT6b, OUT7/OUT7b), each sharing one VDDO rail. This allows simultaneous LVDS (2.5 V), LVPECL (3.3 V), and LVCMOS (1.8 V) outputs from a single SI5332D-D-AM2 device.

Can SI5332D-D-AM2 generate spread spectrum clocking (SSC)?

Yes, SI5332D-D-AM2 supports programmable down-spread and center-spread spectrum clocking from 0.1% to 2.5% in 0.01% increments, with modulation frequencies selectable between 30 kHz and 33 kHz. SSC configuration is performed via ClockBuilder Pro and stored in NVM - enabling EMI reduction for high-speed interfaces like PCIe and USB without requiring external modulation circuitry.

Is factory programming of SI5332D-D-AM2 included at no cost?

Yes, custom configurations generated in ClockBuilder Pro receive free factory programming for SI5332D-D-AM2. When ordering with a ClockBuilder Pro–assigned NVM code (e.g., SI5332D-D-AM2R), Skyworks pre-programs the device's non-volatile memory with the exact register map, pin definitions, and startup settings - eliminating field programming steps and ensuring first-power-up readiness in automotive production lines.

SI5332D-D-AM2 Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 40-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

Type:: Clock Generator, Frequency Synthesizer

PLL:: Yes with Bypass

Input:: Clock, Crystal, LVCMOS

Output:: HCSL, LVCMOS, LVDS, LVPECL

Number of Circuits:: 2

Ratio - Input:Output:: 2:8

Differential - Input:Output:: Yes/Yes

Frequency - Max:: 333.33MHz

Divider/Multiplier:: Yes/No

Voltage - Supply:: 1.71V ~ 3.46V

Operating Temperature:: -40°C ~ 105°C (TA)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 40-QFN (6x6)

SI5332D-D-AM2 FAQ

1.How can I place an order for SI5332D-D-AM2 through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5332D-D-AM2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5332D-D-AM2 reliable?

The price and inventory of SI5332D-D-AM2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5332D-D-AM2 is usually 5 days.

3.What payment methods are accepted for SI5332D-D-AM2?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5332D-D-AM2 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5332D-D-AM2?

SI5332D-D-AM2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5332D-D-AM2 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5332D-D-AM2?

For technical support, including SI5332D-D-AM2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5332D-D-AM2 requirements.

6.How does Aetrix verify that SI5332D-D-AM2 is sourced from the original manufacturer or authorized distributors?

All SI5332D-D-AM2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5332D-D-AM2 meets industry standards.

7.What is the process for return or replacement of SI5332D-D-AM2?

All SI5332D-D-AM2 units undergo pre-shipment inspection (PSI). If there is an issue with SI5332D-D-AM2, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5332D-D-AM2 part is unused and in its original packaging.

Return procedure for SI5332D-D-AM2:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…