Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5332D-D-GM1

Name: SI5332D-D-GM1
Brand: Skyworks Solutions Inc.
SKU: SI5332D-D-GM1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5332D-D-GM1

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 32-VFQFN Exposed Pad

Datasheet:: SI5332D-D-GM1.pdf

Description:: IC CLOCK GENERATOR 32QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,413

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5332D-D-GM1 from Skyworks is a 6-output, externally crystal-referenced programmable clock generator using MultiSynth™ fractional synthesis to deliver any-frequency outputs up to 200 MHz with 190 fs RMS phase jitter. It supports LVDS, LVPECL, HCSL, and LVCMOS signal formats per output, operates from –40 to +85 °C, and targets high-density server and Ethernet switch timing trees.

For engineers reviewing the SI5332D-D-GM1 datasheet, SI5332D-D-GM1 pinout, SI5332D-D-GM1 application, or SI5332D-D-GM1 equivalent, key selection criteria include its 32-pin QFN package, external 16–50 MHz crystal interface, six independently configurable differential outputs, I²C programmability, and PCIe Gen1–6 compliance for multi-protocol system clocking.

Technical Context

The SI5332D-D-GM1 implements a wideband PLL locked to an external crystal (16–50 MHz) feeding two independent MultiSynth fractional synthesis paths and five integer dividers. Its cross-point multiplexer routes synthesized frequencies to individual outputs, enabling arbitrary frequency combinations without synthesis error.

This 6-output variant features dedicated VDDO pins for each output driver, supporting mixed-supply operation (1.5/1.8/2.5/3.3 V), user-configurable hardware input pins (5 total), and factory-programmable NVM configuration via ClockBuilder Pro - eliminating need for runtime I²C initialization in production.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	6 differential clock outputs, each with dedicated VDDO supply pin
Frequency range	5–200 MHz differential outputs; supports integer & fractional synthesis with 0 ppm error
Jitter (RMS)	190 fs RMS (measured at 12 kHz–20 MHz offset, external crystal reference)
Input reference	External crystal only (16–50 MHz); no embedded crystal option (D-grade)
Signal formats	User-selectable per output: LVDS, LVPECL, HCSL, or LVCMOS
Supply voltages	VDD core: 1.8/2.5/3.3 V; VDDO outputs: 1.5/1.8/2.5/3.3 V (LVCMOS), 1.8/2.5/3.3 V (differential)
Interface	I²C serial interface (SCLK/SDATA) for runtime reconfiguration or NVM programming

Pinout & Package

SI5332D-D-GM1 uses a 5×5 mm, 32-pin QFN package (RoHS-6 compliant) with exposed thermal pad. Pin functions are defined per the Si5332 Family Reference Manual and validated for the GM1 variant.

Pin/Terminal	Circuit Role	Design Meaning
XA/XB	Crystal oscillator input	Accepts 16–50 MHz fundamental-mode crystal; internal load capacitance programmable (2.5–21.5 pF)
CLKIN_2/CLKIN_2#	Differential clock input	Supports LVDS/LVPECL/HCSL; 10–250 MHz range; optional synchronous mode reference
OUT0–OUT5 / OUT0b–OUT5b	Differential clock outputs	Six fully independent pairs; each configurable for LVDS/LVPECL/HCSL/LVCMOS; dedicated VDDO per pair
VDDO0–VDDO5	Output supply rails	Individual voltage supplies per output bank enable mixed-voltage system interfacing (e.g., 1.8 V CPU + 3.3 V PHY)
SCLK/SDATA	I²C interface	Standard two-wire bus for configuration read/write; supports hot-plug and in-system programming
IN1–IN5	Universal hardware inputs	Configurable as OE, spread-spectrum enable, input select, or frequency profile select via ClockBuilder Pro

Key Features

Feature	Design Value
MultiSynth™ fractional synthesis	Enables any-frequency generation up to 200 MHz on all 6 outputs with zero ppm synthesis error
Cross-point output mux	Routes any MultiSynth or integer divider output to any of the 6 differential drivers - full routing flexibility
Independent VDDO per output	Eliminates level-shifting ICs when driving mixed-voltage devices (e.g., 1.8 V FPGA + 3.3 V SerDes)
PCIe Gen1–6 compliance	Meets jitter, slew rate, and spectral mask requirements for all generations - validated per specification
Factory-programmable NVM	Custom configurations assigned via ClockBuilder Pro are preloaded at no cost - enables plug-and-play deployment

Applications

Server Clock Tree	Ethernet Switch Timing
Use Scenario: High-density 1U/2U servers requiring synchronized clocks for CPU, memory, PCIe, and NIC subsystems. IC Role / Device Role / Timing Role: Primary clock generator replacing multiple discrete oscillators and fanout buffers. Use Value: Reduces BOM count by consolidating 6+ timing sources into one device while maintaining sub-200 fs jitter for PCIe Gen5/6 link integrity.	Use Scenario: 10/25/100 GbE switching ASICs needing low-jitter reference clocks for SERDES lanes and packet processing logic. IC Role / Device Role / Timing Role: System-level clock source providing independent, phase-aligned clocks to multiple ASIC domains. Use Value: Enables deterministic latency across switch fabric via synchronized outputs with adjustable inter-output delay.
Small Cell Baseband	Broadcast Video Processing
Use Scenario: 4G/5G small cell units where space-constrained PCBs demand minimal timing component footprint. IC Role / Device Role / Timing Role: Single-chip clock solution generating baseband processor, RFIC, and fronthaul interface clocks. Use Value: Supports dual-mode operation (free-run crystal + sync clock input) for seamless handover between backhaul sources.	Use Scenario: SDI/HDMI video encoders and transport systems requiring precise pixel clock, audio sample rate, and genlock references. IC Role / Device Role / Timing Role: Multi-format clock synthesizer delivering LVDS pixel clocks and LVCMOS audio clocks simultaneously. Use Value: Eliminates external level shifters via per-output voltage and format configurability - simplifies HD/4K video board layout.

Server Clock Tree

Ethernet Switch Timing

Use Scenario: High-density 1U/2U servers requiring synchronized clocks for CPU, memory, PCIe, and NIC subsystems.

IC Role / Device Role / Timing Role: Primary clock generator replacing multiple discrete oscillators and fanout buffers.

Use Value: Reduces BOM count by consolidating 6+ timing sources into one device while maintaining sub-200 fs jitter for PCIe Gen5/6 link integrity.

Use Scenario: 10/25/100 GbE switching ASICs needing low-jitter reference clocks for SERDES lanes and packet processing logic.

IC Role / Device Role / Timing Role: System-level clock source providing independent, phase-aligned clocks to multiple ASIC domains.

Use Value: Enables deterministic latency across switch fabric via synchronized outputs with adjustable inter-output delay.

Small Cell Baseband

Broadcast Video Processing

Use Scenario: 4G/5G small cell units where space-constrained PCBs demand minimal timing component footprint.

IC Role / Device Role / Timing Role: Single-chip clock solution generating baseband processor, RFIC, and fronthaul interface clocks.

Use Value: Supports dual-mode operation (free-run crystal + sync clock input) for seamless handover between backhaul sources.

Use Scenario: SDI/HDMI video encoders and transport systems requiring precise pixel clock, audio sample rate, and genlock references.

IC Role / Device Role / Timing Role: Multi-format clock synthesizer delivering LVDS pixel clocks and LVCMOS audio clocks simultaneously.

Use Value: Eliminates external level shifters via per-output voltage and format configurability - simplifies HD/4K video board layout.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332B-D-GM1	Same 32-pin QFN package and 6-output architecture, but limited to integer-only synthesis (no fractional MultiSynth)	Restricted to harmonically related frequencies; unsuitable for mixed-protocol systems requiring arbitrary ratios (e.g., PCIe + USB + SATA)	Select when only integer-ratio clocks are needed and jitter budget allows relaxed synthesis flexibility
Si5341-A-GM1	Higher-performance 10-output clock generator with <150 fs RMS jitter and integrated crystal; larger 40-pin QFN package	Targets ultra-low-jitter applications (e.g., 400G optical modules); not drop-in compatible due to pin count, footprint, and NVM structure	Choose when sub-175 fs jitter and embedded crystal simplify design - requires PCB redesign

Compared with Si5332B-D-GM1 and Si5341-A-GM1, the SI5332D-D-GM1 uniquely balances fractional synthesis capability, 6-output density in a 5×5 mm QFN, and external crystal flexibility - making it optimal for cost-sensitive, space-constrained systems needing arbitrary frequency generation without compromising PCIe Gen5/6 compliance.

Availability

SI5332D-D-GM1 is available at Aetrix Electronics and suitable for server motherboard design, Ethernet switch timing, and small cell baseband applications requiring stable component supply across long production lifecycles.

Supply support for SI5332D-D-GM1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications infrastructure, automotive, and industrial markets.

The SI5332D-D-GM1 belongs to Skyworks' Si5332 family of programmable clock generators, designed specifically to replace multiple fixed-frequency oscillators and clock buffers in high-speed digital systems with a single, software-configurable timing IC.

FAQ

What is the maximum output frequency supported by the SI5332D-D-GM1?

The SI5332D-D-GM1 supports differential output frequencies up to 200 MHz. This limit is specified for the D-grade variant and applies across all supported signal formats (LVDS, LVPECL, HCSL, LVCMOS). The device achieves this using MultiSynth™ fractional synthesis with zero ppm frequency error - verified in the official Si5332 Data Sheet Section 2 (Ordering Guide) and Section 5 (Electrical Specifications).

Does the SI5332D-D-GM1 include an embedded crystal?

No, the SI5332D-D-GM1 does not include an embedded crystal. As a D-grade device, it requires an external 16–50 MHz fundamental-mode crystal connected to XA/XB pins. Embedded crystal variants (e.g., Si5332E/F/G/H/L) are separate part numbers - confirmed in the Si5332 Data Sheet Table 2.1 and Section 3.4.1.

How many hardware input pins does the SI5332D-D-GM1 have, and what can they be configured for?

The SI5332D-D-GM1 provides five universal hardware input pins (IN1–IN5), configurable via ClockBuilder Pro for functions including output enable/disable (OE), spread spectrum enable, input clock selection, output frequency profile selection, or I²C address selection - as documented in Section 3.7 and Figure 3.3 of the Si5332 Data Sheet.

Is the SI5332D-D-GM1 PCIe Gen5 and Gen6 compliant?

Yes, the SI5332D-D-GM1 is explicitly compliant with PCIe Gen1 through Gen6 specifications, including jitter, slew rate, and spectral mask requirements. This compliance is stated in the "KEY FEATURES" section and validated per PCI-SIG standards - referenced in the Si5332 Data Sheet page 4 and Section 5.1 (Jitter Specifications).

Can the SI5332D-D-GM1 generate both differential and LVCMOS outputs simultaneously?

Yes, the SI5332D-D-GM1 can configure each of its six outputs independently as either differential (LVDS/LVPECL/HCSL) or single-ended LVCMOS. This per-output format selection is enabled via ClockBuilder Pro or I²C register writes - confirmed in Section 3.5.1 ("Output Signal Format") and Table 3.1 of the Si5332 Data Sheet.

SI5332D-D-GM1 Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 32-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

Type:: Clock Generator

PLL:: Yes

Input:: LVCMOS, Crystal

Output:: HCSL, LVCMOS, LVDS, LVPECL

Number of Circuits:: 1

Ratio - Input:Output:: 2:6

Differential - Input:Output:: Yes/Yes

Frequency - Max:: 200MHz

Divider/Multiplier:: Yes/No

Voltage - Supply:: 1.71V ~ 3.63V

Operating Temperature:: -40°C ~ 85°C

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 32-QFN (5x5)

SI5332D-D-GM1 FAQ

1.How can I place an order for SI5332D-D-GM1 through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5332D-D-GM1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5332D-D-GM1 reliable?

The price and inventory of SI5332D-D-GM1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5332D-D-GM1 is usually 5 days.

3.What payment methods are accepted for SI5332D-D-GM1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5332D-D-GM1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5332D-D-GM1?

SI5332D-D-GM1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5332D-D-GM1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5332D-D-GM1?

For technical support, including SI5332D-D-GM1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5332D-D-GM1 requirements.

6.How does Aetrix verify that SI5332D-D-GM1 is sourced from the original manufacturer or authorized distributors?

All SI5332D-D-GM1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5332D-D-GM1 meets industry standards.

7.What is the process for return or replacement of SI5332D-D-GM1?

All SI5332D-D-GM1 units undergo pre-shipment inspection (PSI). If there is an issue with SI5332D-D-GM1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5332D-D-GM1 part is unused and in its original packaging.

Return procedure for SI5332D-D-GM1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…