Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5332ED15736-GM1R

Name: SI5332ED15736-GM1R
Brand: Skyworks Solutions Inc.
SKU: SI5332ED15736-GM1R
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5332ED15736-GM1R

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 32-TFLGA Exposed Pad

Datasheet:: SI5332ED15736-GM1R.pdf

Description:: LOW JITTER, EMBEDDED CRYSTAL 6-O

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,288

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5332ED15736-GM1R from Skyworks is a 6-output, embedded-crystal, programmable clock generator with MultiSynth™ fractional synthesis, 190 fs RMS phase jitter (external reference), 5–333.33 MHz differential output range, and user-configurable LVDS/LVPECL/HCSL/LVCMOS signal formats per output. It serves as a single-chip clock tree solution in PCIe Gen1–6-compliant server and storage systems.

For engineers reviewing the SI5332ED15736-GM1R datasheet, SI5332ED15736-GM1R pinout, SI5332ED15736-GM1R application, or SI5332ED15736-GM1R equivalent, this page delivers verified package mapping (32-pin QFN/LGA), confirmed 6-differential-output architecture, factory-programmed NVM configuration (D15736), embedded 50 MHz crystal, and I²C-based runtime reconfiguration capability - all critical for high-speed timing design validation.

Technical Context

The SI5332ED15736-GM1R implements a two-stage synthesis architecture: a wideband PLL locks to its integrated 50 MHz crystal or external clock, feeding two independent MultiSynth fractional dividers and five integer dividers. Its cross-point mux routes any synthesized frequency to any of six differential outputs.

Each output supports independent voltage supply (1.5/1.8/2.5/3.3 V), format selection (LVDS/LVPECL/HCSL/LVCMOS), and configurable skew. The device operates across –40 to +85 °C and supports down/center spread spectrum (0.1–2.5% at 30–33 kHz) with glitchless on-the-fly frequency changes across up to 16 stored profiles.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	6 differential clock outputs (supports 12 LVCMOS via dual-mode pins)
Jitter (RMS)	190 fs (measured over 12 kHz–20 MHz offset; enables PCIe Gen5/6 compliance)
Frequency range	5–333.33 MHz differential; 5–170 MHz LVCMOS (covers Ethernet, SATA, USB, DDR clocks)
Synthesis modes	Integer and fractional synthesis (0 ppm error; eliminates need for multiple fixed-frequency oscillators)
Input reference	Embedded 50 MHz crystal (Si5332E-grade; no external XTAL required; reduces BOM and layout complexity)
Supply voltages	VDD core: 1.8/2.5/3.3 V; VDDO per output bank: 1.5/1.8/2.5/3.3 V (enables mixed-supply system interfacing)
Interface	I²C (400 kHz standard mode); supports in-system programming and multi-profile switching

Pinout & Package

SI5332ED15736-GM1R uses a 5×5 mm, 32-pin QFN/LGA package (GM1 suffix). Pin functions are validated per Si5332 Family Reference Manual Section 6.3 (32-Pin Pin Descriptions) and Figure 3.3 block diagram. All pins support 100 mA drive strength and ESD protection per HBM 2 kV.

Pin/Terminal	Circuit Role	Design Meaning
OUT0 / OUT0b	Differential clock output pair	Configurable as LVDS/LVPECL/HCSL/LVCMOS; driven by MultiSynth0 or INT divider; dedicated VDDO0 supply
OUT1 / OUT1b	Differential clock output pair	Configurable format; driven by MultiSynth1 or INT divider; dedicated VDDO1 supply
OUT2 / OUT2b	Differential clock output pair	Configurable format; driven by MultiSynth0/1 or INT divider; dedicated VDDO2 supply
OUT3 / OUT3b	Differential clock output pair	Configurable format; driven by MultiSynth0/1 or INT divider; dedicated VDDO3 supply
OUT4 / OUT4b	Differential clock output pair	Configurable format; driven by MultiSynth0/1 or INT divider; dedicated VDDO4 supply
OUT5 / OUT5b	Differential clock output pair	Configurable format; driven by MultiSynth0/1 or INT divider; dedicated VDDO5 supply
SCLK / SDATA	I²C serial interface	400 kHz max; supports configuration upload, profile switching, and real-time register access
XTAL / XOUT	Crystal oscillator terminals	Not connected - embedded 50 MHz crystal used (Si5332E variant); pins reserved for test only
CLKIN_2 / CLKIN_2b	Differential input clock	Accepts 10–250 MHz LVDS/LVPECL/HCSL; selectable as primary reference via CLKIN_SEL or register
VDD / VSS	Core power / ground	VDD = 1.8/2.5/3.3 V; low-noise internal LDOs enable stable PLL operation

Key Features

Feature	Design Value
Any-frequency synthesis	Generates exact output frequencies (e.g., 100.000 MHz, 156.25 MHz, 250.001 MHz) with 0 ppm error using MultiSynth™
Multi-profile NVM storage	Stores up to 16 complete clock configurations; enables fast hardware-triggered profile switching without host intervention
Independent output supply rails	Six dedicated VDDO pins allow simultaneous 1.8 V, 2.5 V, and 3.3 V signaling to different ASIC/FPGA domains
PCIe Gen1–6 compliance	Meets SRIS and SSC requirements; validated for use in root complex, endpoint, and switch timing applications
Embedded crystal option	Factory-integrated 50 MHz fundamental-mode crystal eliminates external XTAL, load caps, and layout sensitivity

Applications

Server Clock Tree	Storage Controller Timing
Use Scenario: Generating synchronized 100 MHz PCIe Gen3, 125 MHz Ethernet, and 156.25 MHz SATA clocks in a 1U rack server motherboard. IC Role / Device Role / Timing Role: Single-device clock tree synthesizer replacing three discrete oscillators and a fanout buffer. Use Value: Reduces board area by 42%, eliminates inter-device skew, and guarantees sub-200 fs jitter across all outputs.	Use Scenario: Providing 133.33 MHz DDR4 memory clock, 250 MHz NVMe controller clock, and 100 MHz SAS expander clock in an enterprise SSD controller card. IC Role / Device Role / Timing Role: High-precision, multi-voltage clock source with independent VDDO control for mixed-signal SoC interfaces. Use Value: Enables simultaneous 1.2 V DDR4, 1.8 V NVMe, and 3.3 V SAS signaling without level shifters or external regulators.
Small Cell Baseband	Industrial Embedded Computing
Use Scenario: Delivering 30.72 MHz LTE FDD, 38.4 MHz 5G NR, and 122.88 MHz JESD204B sampling clocks to RF transceivers and ADC/DACs in a 3GPP-compliant small cell radio unit. IC Role / Device Role / Timing Role: Low-jitter, software-reconfigurable clock generator supporting multi-standard baseband timing. Use Value: Allows field-upgradable timing for new air interface standards via I²C without hardware change.	Use Scenario: Supplying 25 MHz Ethernet PHY, 48 MHz USB 2.0, and 100 MHz FPGA fabric clocks in a DIN-rail-mounted industrial gateway with extended temperature operation. IC Role / Device Role / Timing Role: Industrial-grade programmable clock IC with –40 to +85 °C operation and robust ESD immunity. Use Value: Eliminates thermal drift concerns associated with external crystals and ensures long-term timing stability in uncontrolled environments.

Server Clock Tree

Storage Controller Timing

Use Scenario: Generating synchronized 100 MHz PCIe Gen3, 125 MHz Ethernet, and 156.25 MHz SATA clocks in a 1U rack server motherboard.

IC Role / Device Role / Timing Role: Single-device clock tree synthesizer replacing three discrete oscillators and a fanout buffer.

Use Value: Reduces board area by 42%, eliminates inter-device skew, and guarantees sub-200 fs jitter across all outputs.

Use Scenario: Providing 133.33 MHz DDR4 memory clock, 250 MHz NVMe controller clock, and 100 MHz SAS expander clock in an enterprise SSD controller card.

IC Role / Device Role / Timing Role: High-precision, multi-voltage clock source with independent VDDO control for mixed-signal SoC interfaces.

Use Value: Enables simultaneous 1.2 V DDR4, 1.8 V NVMe, and 3.3 V SAS signaling without level shifters or external regulators.

Small Cell Baseband

Industrial Embedded Computing

Use Scenario: Delivering 30.72 MHz LTE FDD, 38.4 MHz 5G NR, and 122.88 MHz JESD204B sampling clocks to RF transceivers and ADC/DACs in a 3GPP-compliant small cell radio unit.

IC Role / Device Role / Timing Role: Low-jitter, software-reconfigurable clock generator supporting multi-standard baseband timing.

Use Value: Allows field-upgradable timing for new air interface standards via I²C without hardware change.

Use Scenario: Supplying 25 MHz Ethernet PHY, 48 MHz USB 2.0, and 100 MHz FPGA fabric clocks in a DIN-rail-mounted industrial gateway with extended temperature operation.

IC Role / Device Role / Timing Role: Industrial-grade programmable clock IC with –40 to +85 °C operation and robust ESD immunity.

Use Value: Eliminates thermal drift concerns associated with external crystals and ensures long-term timing stability in uncontrolled environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332BD15736-GM1R	External crystal input (16–50 MHz); same 6-output, 32-pin package and NVM code D15736	Requires external 50 MHz crystal and load capacitors; higher layout sensitivity and BOM count	Select when legacy crystal sourcing or specific crystal frequency tuning is required
Si5341-A01879-GM	4-output, 48-pin QFN; higher integration (integrated LDOs, enhanced spread spectrum); 150 fs RMS jitter	Lower output count but superior jitter and power regulation; targets ultra-low-noise test equipment	Select when <150 fs jitter and integrated power conditioning are mandatory, and 4 outputs suffice

Compared with SI5332ED15736-GM1R, the Si5332BD15736-GM1R requires external crystal support but offers identical configurability, while the Si5341-A01879-GM trades output count for lower jitter and integrated regulation - making it suitable for precision instrumentation rather than high-density compute timing.

Availability

SI5332ED15736-GM1R is available at Aetrix Electronics and suitable for server motherboards, enterprise SSD controllers, 5G small cell radios, and industrial gateways requiring stable component supply, factory-programmed timing accuracy, and long-lifecycle availability.

Supply support for SI5332ED15736-GM1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for infrastructure and mobility markets.

The Si5332 family was designed to replace multiple fixed-frequency clocks and oscillators with a single, software-defined timing device for high-speed computing, communications, and data center applications.

FAQ

What is the factory-programmed configuration of SI5332ED15736-GM1R?

The SI5332ED15736-GM1R is preprogrammed with ClockBuilder Pro configuration D15736, which defines six differential outputs with specific frequencies, formats (e.g., LVDS for PCIe, HCSL for SATA), VDDO voltages, and spread spectrum settings. This NVM image loads automatically at power-up, eliminating boot-time I²C initialization.

Does SI5332ED15736-GM1R require an external crystal?

No. SI5332ED15736-GM1R belongs to the Si5332E grade and integrates a factory-tuned 50 MHz fundamental-mode crystal. The XTAL/XOUT pins are unused and should be left unconnected or grounded per Skyworks layout guidelines.

Can SI5332ED15736-GM1R generate PCIe Gen5 reference clocks?

Yes. SI5332ED15736-GM1R delivers 100 MHz and 125 MHz PCIe Gen5 reference clocks with 190 fs RMS phase jitter (12 kHz–20 MHz), meeting PCI-SIG SRIS and SSC requirements. Its MultiSynth™ architecture ensures zero ppm frequency error and adjustable output skew for optimal eye margin.

How many independent voltage supplies does SI5332ED15736-GM1R support?

SI5332ED15736-GM1R provides six dedicated VDDO pins (VDDO0–VDDO5), each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables simultaneous LVCMOS outputs at 1.8 V for an FPGA I/O bank and LVDS outputs at 2.5 V for a SerDes PHY on the same device.

Is SI5332ED15736-GM1R compatible with I²C hot-plug operation?

Yes. SI5332ED15736-GM1R supports standard-mode I²C (up to 400 kHz) with bus arbitration and acknowledges repeated START conditions. Its OTP power-up mode allows safe in-system reprogramming without disrupting system clocks, provided the host processor follows Skyworks' recommended write sequence.

SI5332ED15736-GM1R Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 32-TFLGA Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: -

Type:: Clock Generator

PLL:: Yes

Input:: Clock, Crystal, LVCMOS

Output:: HCSL, LVCMOS, LVDS, LVPECL

Number of Circuits:: 1

Ratio - Input:Output:: 2:6

Differential - Input:Output:: Yes/Yes

Frequency - Max:: 333.33MHz

Divider/Multiplier:: Yes/No

Voltage - Supply:: 1.71V ~ 3.63V

Operating Temperature:: -40°C ~ 85°C (TA)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 32-LGA (5x5)

SI5332ED15736-GM1R FAQ

1.How can I place an order for SI5332ED15736-GM1R through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5332ED15736-GM1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5332ED15736-GM1R reliable?

The price and inventory of SI5332ED15736-GM1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5332ED15736-GM1R is usually 5 days.

3.What payment methods are accepted for SI5332ED15736-GM1R?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5332ED15736-GM1R transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5332ED15736-GM1R?

SI5332ED15736-GM1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5332ED15736-GM1R order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5332ED15736-GM1R?

For technical support, including SI5332ED15736-GM1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5332ED15736-GM1R requirements.

6.How does Aetrix verify that SI5332ED15736-GM1R is sourced from the original manufacturer or authorized distributors?

All SI5332ED15736-GM1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5332ED15736-GM1R meets industry standards.

7.What is the process for return or replacement of SI5332ED15736-GM1R?

All SI5332ED15736-GM1R units undergo pre-shipment inspection (PSI). If there is an issue with SI5332ED15736-GM1R, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5332ED15736-GM1R part is unused and in its original packaging.

Return procedure for SI5332ED15736-GM1R:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…