Skyworks Solutions Inc. SI5332F-D-GM2
- Part No.:
- SI5332F-D-GM2
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- 40-TFQFN Exposed Pad
- Datasheet:
-
SI5332F-D-GM2.pdf
- Description:
- IC CLOCK GENERATOR 40QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,965
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5332F-D-GM2 from Skyworks is an 8-output, embedded-crystal clock generator using MultiSynth™ fractional synthesis to deliver up to 200 MHz differential outputs with 175 fs RMS phase jitter. It features six independent VDDO supply pins, user-configurable LVDS/LVPECL/HCSL/LVCMOS output formats per channel, and operates across –40 to +85 °C for Ethernet switch timing and PCIe Gen5/6 reference clocking.
For engineers reviewing the SI5332F-D-GM2 datasheet, SI5332F-D-GM2 pinout, SI5332F-D-GM2 application, or SI5332F-D-GM2 equivalent, key selection considerations include its factory-programmed 50 MHz embedded crystal, 40-pin LGA package, I²C-based reconfiguration capability, and support for mixed-supply banked outputs in high-density server and telecom timing systems.
Technical Context
The SI5332F-D-GM2 implements a wideband PLL locked to its internal 50 MHz crystal, feeding two independent MultiSynth fractional synthesis paths and five integer dividers. Its cross-point mux routes synthesized frequencies to eight differential outputs grouped into four banks (two dedicated-VDDO + two shared-VDDO banks), enabling flexible frequency tree generation without external components.
Each output supports independent signal format selection (LVDS, LVPECL, HCSL, or LVCMOS), programmable spread spectrum (0.1–2.5% down/center), and glitchless on-the-fly frequency changes via multi-profile NVM storage. Input selection is configurable via hardware pins or I²C register writes, with no requirement for external loop filter components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 8 differential clock outputs, configurable as 16 LVCMOS |
| Jitter (RMS) | 175 fs - measured at 12 kHz–20 MHz offset, enables PCIe Gen5/6 compliance |
| Max output frequency | 200 MHz - integer mode only, verified for SI5332F grade |
| Reference source | Embedded 50 MHz crystal - eliminates external XTAL layout, BOM, and calibration |
| Supply voltages | VDD = 1.8/2.5/3.3 V; VDDOx = 1.5/1.8/2.5/3.3 V - supports mixed-signal SoC interfaces |
| Interface | I²C (SCLK/SDATA) - enables runtime configuration and field updates without JTAG |
| Operating temp | –40 to +85 °C - qualified for industrial and telecom infrastructure environments |
Pinout & Package
SI5332F-D-GM2 uses a 6×6 mm, 40-pin LGA package (RoHS-6 compliant) with exposed thermal pad. Pin functions are defined per Skyworks' official 40-pin LGA pinout for Si5332E/F/G/H/L variants, supporting embedded crystal operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT0 / OUT0b | Differential clock output pair | Bank A output with dedicated VDDO0; supports LVDS/LVPECL/HCSL/LVCMOS |
| OUT1 / OUT1b | Differential clock output pair | Bank A output with dedicated VDDO1; independently format-configurable |
| OUT2 / OUT2b | Differential clock output pair | Bank A output with dedicated VDDO2; shares bank-level enable/control |
| OUT3 / OUT3b | Differential clock output pair | Bank B output with dedicated VDDO3; driven by cross-point mux from MultiSynth or INT dividers |
| OUT4 / OUT4b | Differential clock output pair | Bank B output with dedicated VDDO4; supports independent skew adjustment |
| OUT6 / OUT6b | Differential clock output pair | Bank C output sharing VDDO5; requires common supply rail for all Bank C outputs |
| OUT7 / OUT7b | Differential clock output pair | Bank C output sharing VDDO5; synchronized with OUT6/OUT6b via same VDDO and control path |
| VDDO0–VDDO5 | Output driver supply pins | Six independent rails enabling mixed-voltage clock distribution (e.g., 1.8 V CPU + 3.3 V PHY) |
| XTAL_IN / XTAL_OUT | Crystal interface | No-connect - internal 50 MHz crystal used; pins reserved but not bonded |
| SCLK / SDATA | I²C serial interface | Standard 100/400 kHz I²C bus for configuration read/write and profile switching |
| OE# | Output enable (active-low) | Hardware-controlled global output disable; synchronous to internal clock domain |
| CLKIN_2 / CLKIN_2# | Differential input clock | Optional external sync source (10–250 MHz); disabled by default when embedded crystal active |
Key Features
| Feature | Design Value |
|---|---|
| Embedded 50 MHz crystal | Eliminates external crystal BOM, layout sensitivity, and startup calibration overhead |
| Two independent MultiSynth paths | Enables simultaneous synthesis of unrelated frequencies (e.g., 156.25 MHz + 100 MHz) on separate outputs |
| Multi-profile NVM storage | Up to 16 preloaded configurations stored in on-chip memory for rapid application-mode switching |
| Configurable spread spectrum | Reduces EMI peak amplitude by 0.1–2.5% down/center modulation at 30–33 kHz without affecting timing margin |
| Universal hardware input pins | Seven pins configurable as OE#, spread enable, input select, or I²C address - reduces external logic count |
| PCIe Gen1–6 compliance | Validated against PCIe SRIS jitter requirements for root complex and endpoint timing applications |
Applications
| Server Clock Tree | Ethernet Switch Timing |
|---|---|
Use Scenario: High-density 1U/2U rack servers requiring multiple synchronized clocks for CPU, memory, PCIe, and NIC subsystems. IC Role / Device Role / Timing Role: Primary clock generator replacing discrete oscillators and fanout buffers; provides jitter-clean references for SerDes lanes and memory controllers. Use Value: Single-device consolidation reduces board area by >40%, eliminates inter-device skew, and ensures <175 fs RMS jitter across all 8 outputs. |
Use Scenario: 25G/100G Ethernet switches with multi-lane PHYs needing low-jitter, multi-frequency clock sources. IC Role / Device Role / Timing Role: System timing hub delivering 156.25 MHz (XAUI), 312.5 MHz (CAUI), and 100 MHz (management) simultaneously. Use Value: Fractional synthesis enables exact frequency generation without external VCXOs, while embedded crystal guarantees stable startup and temperature stability. |
| Small Cell Baseband | Industrial Embedded Computing |
Use Scenario: 4G/5G small cell radios requiring precise synchronization between baseband processors, RF transceivers, and fronthaul interfaces. IC Role / Device Role / Timing Role: Synchronization engine providing IEEE 1588 PTP clock recovery, eCPRI reference, and local oscillator derivation. Use Value: Dual MultiSynth paths generate independent 30.72 MHz (LTE) and 61.44 MHz (5G NR) clocks with sub-200 fs jitter, meeting 3GPP TS 38.104 phase noise specs. |
Use Scenario: Ruggedized industrial PCs and edge AI gateways operating in extended temperature environments with mixed-voltage peripherals. IC Role / Device Role / Timing Role: Robust clock source for ARM-based SoCs, FPGA fabric, and isolated CAN/EtherCAT PHYs. Use Value: Six independent VDDO rails allow direct interfacing to 1.8 V FPGA I/O, 3.3 V RS-485 transceivers, and 2.5 V ADCs without level shifters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332D-D-GM2 | External crystal required (16–50 MHz); 190 fs RMS jitter; identical 40-pin LGA footprint | Requires crystal layout, load cap tuning, and startup calibration; suited for cost-sensitive designs where crystal reuse is possible | Select when existing board design already includes a 25 MHz crystal and layout space is constrained |
| LMK5B33414RGZT | 4-output, integrated 50 MHz crystal; 195 fs RMS jitter; SPI interface; 32-pin WQFN | Limited output count and synthesis flexibility; optimized for TI ecosystem integration over broad protocol coverage | Select for simpler timing needs in TI-based AM6x/AM57x platforms where I²C is unavailable or footprint must be minimized |
Compared with SI5332F-D-GM2, Si5332D-D-GM2 trades lower jitter performance and added crystal design effort for broader frequency flexibility (up to 333.33 MHz), while LMK5B33414RGZT offers smaller size and TI-specific toolchain support at the cost of output count and PCIe Gen6 readiness.
Availability
SI5332F-D-GM2 is available at Aetrix Electronics and suitable for server clock trees, Ethernet switch timing, and small cell baseband applications requiring stable component supply, long-term lifecycle assurance, and factory-programmed precision.
Supply support for SI5332F-D-GM2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, automotive, and industrial markets.
The Si5332 family was designed to replace multiple discrete clock ICs and oscillators in high-performance computing and networking systems, emphasizing ultra-low jitter, software-defined configurability, and embedded reference integration.
FAQ
What is the maximum output frequency supported by the SI5332F-D-GM2?
The SI5332F-D-GM2 supports up to 200 MHz on all eight differential outputs in integer synthesis mode. This limit is specified for the SI5332F grade per Skyworks' Ordering Guide and reflects validated performance with the embedded 50 MHz crystal reference. Frequencies above 200 MHz require the SI5332A/C/G variants with external crystal or higher-grade synthesis paths.
Does the SI5332F-D-GM2 require an external crystal?
No, the SI5332F-D-GM2 includes an embedded 50 MHz crystal and does not require an external crystal. The XTAL_IN and XTAL_OUT pins are no-connect in this variant. This eliminates crystal-related layout constraints, load capacitance tuning, and startup calibration steps, simplifying design-in for high-reliability applications.
How many independent power supply rails does the SI5332F-D-GM2 support for its outputs?
The SI5332F-D-GM2 provides six independent VDDO supply pins (VDDO0 through VDDO5), enabling mixed-voltage clock distribution. Each rail powers a subset of outputs, allowing simultaneous 1.8 V, 2.5 V, and 3.3 V signaling on different banks - critical for interfacing with heterogeneous SoCs, FPGAs, and PHYs in modern compute platforms.
Can the SI5332F-D-GM2 generate PCIe Gen6-compliant clocks?
Yes, the SI5332F-D-GM2 meets PCIe Gen1 through Gen6 specifications including SRIS compliance, with measured 175 fs RMS phase jitter (12 kHz–20 MHz) using its embedded crystal. Its output frequency range (5–200 MHz) covers all required PCIe reference clocks (100 MHz, 125 MHz, 156.25 MHz), and its programmable spread spectrum supports EMI reduction without violating PCIe jitter masks.
What interface does the SI5332F-D-GM2 use for configuration and programming?
The SI5332F-D-GM2 uses a standard two-wire I²C interface (SCLK and SDATA pins) for configuration, register access, and multi-profile switching. ClockBuilder Pro software generates custom part numbers and configuration files, which can be loaded into the device's NVM during manufacturing or updated in-system via I²C without requiring additional debug hardware or protocols.
SI5332F-D-GM2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 40-TFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Clock Generator
- PLL:
- Yes
- Input:
- LVCMOS, Crystal
- Output:
- HCSL, LVCMOS, LVDS, LVPECL
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 3:8
- Differential - Input:Output:
- Yes/Yes
- Frequency - Max:
- 200MHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 1.71V ~ 3.63V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 40-QFN (6x6)
SI5332F-D-GM2 FAQ
1.How can I place an order for SI5332F-D-GM2 through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5332F-D-GM2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5332F-D-GM2 reliable?
The price and inventory of SI5332F-D-GM2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5332F-D-GM2 is usually 5 days.
3.What payment methods are accepted for SI5332F-D-GM2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5332F-D-GM2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5332F-D-GM2?
SI5332F-D-GM2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5332F-D-GM2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5332F-D-GM2?
For technical support, including SI5332F-D-GM2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5332F-D-GM2 requirements.
6.How does Aetrix verify that SI5332F-D-GM2 is sourced from the original manufacturer or authorized distributors?
All SI5332F-D-GM2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5332F-D-GM2 meets industry standards.
7.What is the process for return or replacement of SI5332F-D-GM2?
All SI5332F-D-GM2 units undergo pre-shipment inspection (PSI). If there is an issue with SI5332F-D-GM2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5332F-D-GM2 part is unused and in its original packaging.
Return procedure for SI5332F-D-GM2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5332F-D-GM2 Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
