Skyworks Solutions Inc. SI5334C-B04104-GM
- Part No.:
- SI5334C-B04104-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5334C-B04104-GM.pdf
- Description:
- 4-OUTPUT, ANY FREQUENCY(<200MHZ)
- Quantity:
- Payment:

- Shipping:

Inventory:2,256
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5334C-B04104-GM from Skyworks Solutions is a pin-controlled, any-frequency quad clock generator IC with four independently configurable differential outputs, 0.7 ps RMS typical phase jitter, 350 MHz maximum integer-output frequency (up to 710 MHz at select frequencies), and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats in telecom and high-speed serial interface applications.
For engineers reviewing the SI5334C-B04104-GM datasheet, SI5334C-B04104-GM pinout, SI5334C-B04104-GM application, or SI5334C-B04104-GM equivalent, key selection considerations include its MultiSynth-based fractional-N PLL architecture, independent per-output voltage supply (1.5–3.3 V), 1.8/2.5/3.3 V core supply compatibility, 4×4 mm 24-QFN package, and factory-programmed configuration enabling zero-user-intervention startup.
Technical Context
The SI5334C-B04104-GM implements a two-stage synthesis architecture: a primary fractional-N PLL (phase detector, charge pump, loop filter, VCO, R/N dividers) followed by four independent MultiSynth output dividers (M0–M3), each capable of integer or fractional division to generate any output frequency with zero ppm error. Input flexibility includes crystal (8–30 MHz) or AC/DC-coupled clock inputs (5–710 MHz).
Each output driver supports format selection (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), independent VDDO supply (1.5/1.8/2.5/3.3 V), and features pin-controlled phase adjustment (±45 ns range, 20 ps step) and optional spread spectrum (PCIe-compliant, 100 MHz outputs only). Loss-of-signal and loss-of-lock detection are provided via the LOSLOL pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | Four differential clock outputs (CLK0A/B through CLK3A/B), each independently configurable |
| Max output frequency | 350 MHz for integer synthesis; up to 710 MHz at select frequencies (e.g., Fvco/4, Fvco/6) |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), measured on LVDS/HCSL/LVPECL outputs with low-noise differential input |
| Frequency accuracy | True 0 ppm error across all outputs due to MultiSynth fractional synthesis |
| Input reference options | Crystal (8–30 MHz) or clock input: CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Core supply voltage | 1.8 V (±5%), 2.5 V (±10%), or 3.3 V (±10%) - selectable per design requirement |
| Operating temperature | –40 °C to +85 °C ambient, qualified for industrial and telecom line card environments |
Pinout & Package
SI5334C-B04104-GM is housed in a 4×4 mm, 24-lead QFN package with exposed thermal pad (RoHS-compliant, lead-free). Pin assignments follow Skyworks' standard Si5334 top-view layout: pins include four differential input pairs (IN1/IN2, IN3/IN4, IN5/IN6, IN7), four differential output pairs (CLK0A/CLK0B through CLK3A/CLK3B), three VDDO supplies (VDDO0–VDDO3), core VDD, GND, OEB (output enable), LOSLOL (loss-of-signal/loss-of-lock alarm), and RSVD_GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK0A / CLK0B | Differential output pair 0 | Configurable as LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL; supports frequency/phase increment/decrement |
| CLK1A / CLK1B | Differential output pair 1 | Independent format/voltage/frequency configuration; no frequency inc/dec capability |
| CLK2A / CLK2B | Differential output pair 2 | Independent configuration; used in PCIe 2.0/3.0, Ethernet, and broadcast timing systems |
| CLK3A / CLK3B | Differential output pair 3 | Independent configuration; supports HCSL for Fibre Channel and SAN interfaces |
| IN1 / IN2 | Differential reference input | Accepts 5–710 MHz AC-coupled differential clock; 100 Ω external termination required |
| IN3 / IN4 | Single-ended reference input | Accepts 5–200 MHz CMOS-level clock; VIH = 0.7×VDD, VIL = 0.3×VDD |
| VDDO0–VDDO3 | Output buffer supply rails | Each powers one output pair; supports 1.5/1.8/2.5/3.3 V for mixed-voltage system interfacing |
| VDD | Core supply | Supplies internal PLL, MultiSynth, and control logic; must match selected core voltage |
| LOSLOL | Open-drain alarm output | Asserts low on loss-of-signal (tLOS = 2.6–5 µs) or loss-of-lock (tLOL = 5–10 ms) |
| OEB | Output enable control | Active-low; disables all outputs when asserted; supports power-aware system sequencing |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth frequency synthesis | Enables any-frequency generation on all four outputs with zero ppm error and <0.7 ps RMS jitter |
| Independent per-output voltage control | Allows simultaneous interfacing to 1.5 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters |
| Pin-controlled phase adjustment | ±45 ns range with 20 ps resolution per output - enables precise skew management in multi-clock systems |
| PCIe-compliant spread spectrum | Available on any 100 MHz output with Rn divider = 1; reduces EMI by –0.5% deviation at 30–33 kHz rate |
| Zero-delay mode support | External feedback via FDBK/FDBKB pins eliminates static phase offset between reference and selected output |
Applications
| Ethernet Switch/Routing | PCI Express 2.0/3.0 |
|---|---|
Use Scenario: Synchronizing packet processing, MAC layer timing, and SerDes lanes in 1/10 GbE switches and routers. IC Role / Device Role / Timing Role: Quad clock generator providing independent 125 MHz, 156.25 MHz, and 250 MHz clocks to PHY, MAC, and CPU subsystems. Use Value: 0.7 ps RMS jitter ensures compliance with IEEE 802.3an (10GBASE-KR) and maintains BER <10⁻¹² under stress conditions. | Use Scenario: Clocking root complex, switch, and endpoint devices in PCIe Gen2/Gen3 topologies. IC Role / Device Role / Timing Role: Supplies 100 MHz HCSL clocks to multiple PCIe slots with matched skew and spread spectrum enabled for EMI reduction. Use Value: Meets PCIe 3.0 common clock RMS jitter spec (<0.45 ps) and supports glitchless frequency margining during validation. |
| Broadcast Video/Audio Timing | Processor and FPGA Clocking |
Use Scenario: Generating SMPTE ST 2082 (12G-SDI), AES3, and genlock references in broadcast infrastructure. IC Role / Device Role / Timing Role: Delivers phase-aligned 74.25 MHz, 148.5 MHz, and 297 MHz clocks to video encoders, DACs, and sync generators. Use Value: ±45 ns programmable phase offset enables frame-accurate alignment across multiple video pipelines. | Use Scenario: Providing core, DDR, and peripheral clocks to Xilinx Zynq or Intel Stratix FPGAs and ARM-based SoCs. IC Role / Device Role / Timing Role: Generates 50 MHz, 100 MHz, 200 MHz, and 300 MHz clocks with independent VDDO supplies for I/O banks and core logic. Use Value: Independent output voltage per driver eliminates need for external level translators in mixed-supply FPGA designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06104-GM | Higher integration: integrated EEPROM, I²C programmability, and enhanced jitter performance (0.35 ps RMS); supports up to 10 outputs | Requires firmware initialization; suited for dynamic reconfiguration scenarios where pin control is insufficient | Choose when field programmability, lower jitter, or >4 outputs are required - not pin-compatible |
| ICS853S02AG-01T | Fixed-frequency, non-synthesizing quad LVDS generator; no MultiSynth, no frequency flexibility; 1.2 ps RMS jitter | Limited to pre-defined frequency plans; no phase/frequency adjustment; simpler BOM but inflexible | Choose for cost-sensitive, static-clocking applications where any-frequency synthesis is unnecessary |
Compared with Si5332A-D06104-GM and ICS853S02AG-01T, the SI5334C-B04104-GM uniquely balances factory-programmed simplicity, pin-control immediacy, and full any-frequency synthesis - making it optimal for fixed-function telecom and networking hardware where deterministic startup and jitter-critical timing are mandatory.
Availability
SI5334C-B04104-GM is available at Aetrix Electronics and suitable for Ethernet switch/router, PCI Express 2.0/3.0, and broadcast video/audio timing applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5334C-B04104-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5334 product line delivers high-performance, low-jitter clock generation for infrastructure equipment demanding precise timing synchronization - designed specifically for telecom line cards, data center switches, and broadcast systems where phase integrity and frequency flexibility are critical.
FAQ
What is the maximum differential input frequency supported by the SI5334C-B04104-GM?
The SI5334C-B04104-GM supports differential input frequencies up to 710 MHz on pins IN1/IN2 and IN5/IN6. This capability enables direct use with high-speed SerDes reference clocks and aligns with standards such as 10G/25G Ethernet and CPRI. The device requires external 100 Ω termination and maintains optimal jitter performance when input slew rate exceeds 0.3 V/ns.
Does the SI5334C-B04104-GM require an external EEPROM or I²C interface to operate?
No, the SI5334C-B04104-GM does not require an external EEPROM or I²C interface. It uses factory-programmed one-time-programmable (OTP) memory and starts operation immediately upon power-up using the predefined configuration. All settings - including output frequencies, formats, and voltages - are fixed at manufacture, eliminating boot-time dependencies.
Can the SI5334C-B04104-GM generate different output formats simultaneously?
Yes, the SI5334C-B04104-GM supports mixed output formats across its four differential pairs: for example, CLK0A/B as LVPECL, CLK1A/B as LVDS, CLK2A/B as HCSL, and CLK3A/B as CMOS. Each output has independent VDDO supply and format selection, enabling direct interfacing to heterogeneous logic families without external level-shifting circuitry.
What is the purpose of the LOSLOL pin on the SI5334C-B04104-GM?
The LOSLOL pin on the SI5334C-B04104-GM is an open-drain alarm output that asserts low under two conditions: loss-of-signal (tLOS = 2.6–5 µs) on the reference input or loss-of-lock (tLOL = 5–10 ms) in the PLL. It provides real-time fault indication to system supervisors or microcontrollers, enabling rapid diagnostics and fail-safe response in carrier-grade equipment.
Is spread spectrum clocking (SSC) supported on all outputs of the SI5334C-B04104-GM?
Spread spectrum clocking on the SI5334C-B04104-GM is only available on outputs configured at exactly 100 MHz and with the corresponding Rn divider set to 1. It complies with PCI Express 2.0 specifications (–0.5% deviation at 30–33 kHz), and can be enabled independently per qualifying output - not globally. Outputs at other frequencies or with Rn ≠ 1 cannot activate SSC.
SI5334C-B04104-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5334C-B04104-GM FAQ
1.How can I place an order for SI5334C-B04104-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5334C-B04104-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5334C-B04104-GM reliable?
The price and inventory of SI5334C-B04104-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5334C-B04104-GM is usually 5 days.
3.What payment methods are accepted for SI5334C-B04104-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5334C-B04104-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5334C-B04104-GM?
SI5334C-B04104-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5334C-B04104-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5334C-B04104-GM?
For technical support, including SI5334C-B04104-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5334C-B04104-GM requirements.
6.How does Aetrix verify that SI5334C-B04104-GM is sourced from the original manufacturer or authorized distributors?
All SI5334C-B04104-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5334C-B04104-GM meets industry standards.
7.What is the process for return or replacement of SI5334C-B04104-GM?
All SI5334C-B04104-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5334C-B04104-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5334C-B04104-GM part is unused and in its original packaging.
Return procedure for SI5334C-B04104-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5334C-B04104-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

