Skyworks Solutions Inc. SI5334C-B04717-GM
- Part No.:
- SI5334C-B04717-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5334C-B04717-GM.pdf
- Description:
- 4-OUTPUT, ANY FREQUENCY(<200MHZ)
- Quantity:
- Payment:

- Shipping:

Inventory:1,221
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5334C-B04717-GM from Skyworks Solutions is a pin-controlled, quad-output any-frequency clock generator with four independently configurable differential clock outputs, 0.7 ps RMS typical phase jitter, 350 MHz maximum integer-output frequency (up to 710 MHz at select frequencies), and factory-programmed configuration for immediate operation on power-up. It serves as a high-precision timing source in PCIe 3.0, Ethernet switch/router, and FPGA clocking systems.
For engineers reviewing the SI5334C-B04717-GM datasheet, SI5334C-B04717-GM pinout, SI5334C-B04717-GM application, or SI5334C-B04717-GM equivalent, key selection considerations include its MultiSynth-based fractional-N synthesis architecture, independent output voltage per driver (1.5/1.8/2.5/3.3 V), 24-pin QFN package, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL signal formats across all four outputs.
Technical Context
The SI5334C-B04717-GM implements a two-stage synthesis architecture: a primary PLL (phase detector, charge pump, loop filter, VCO) followed by four independent MultiSynth fractional-N dividers - one per output - enabling zero-ppm frequency accuracy and sub-20 ps phase step resolution. Each output path includes dedicated R-divider, M-divider, and P-divider control for fine-grained frequency and phase tuning.
It supports multiple reference inputs: 8–30 MHz crystal, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, or 5–710 MHz differential clock. Output drivers are fully decoupled - each has independent VDDO supply (1.4–3.63 V), selectable format, and programmable initial phase offset (±45 ns) - enabling mixed-voltage, multi-standard timing distribution without external level-shifting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | 4 differential clock outputs (CLK0A/B through CLK3A/B), each independently configurable |
| Frequency range | 0.16–350 MHz (integer mode); up to 710 MHz at select frequencies (e.g., Fvco/4, Fvco/6) |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), measured at 125 MHz LVDS output with 25 MHz crystal reference |
| Core supply | 1.8 V / 2.5 V / 3.3 V ± tolerance; 45 mA typical current at 100 MHz on all outputs, 25 MHz refclk |
| Output voltage support | Per-driver VDDO: 1.5 V / 1.8 V / 2.5 V / 3.3 V; supports LVPECL, LVDS, HCSL, CMOS, SSTL, HSTL |
| Package | 24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating temperature | –40 °C to +85 °C ambient, qualified per industrial grade requirements |
Pinout & Package
SI5334C-B04717-GM is housed in a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with an exposed thermal pad. Pin assignments follow Skyworks' standard Si5334 top-view layout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1 / IN2 | Differential reference input (P/N) | Accepts 5–710 MHz AC-coupled differential clock; internal 100 Ω termination enabled |
| IN3 / IN4 | Single-ended reference input (CMOS/SSTL/HSTL) | DC-coupled; supports 5–200 MHz CMOS or 5–350 MHz SSTL/HSTL; VIH = 0.7×VDD |
| IN5 / IN6 | Differential feedback input (FDBK/FDBKB) | Used in zero-delay mode; connects to selected output for phase-nullified feedback path |
| CLK0A / CLK0B through CLK3A / CLK3B | Differential clock outputs (4 pairs) | Each pair independently configured for format, frequency, VDDO, and phase offset |
| VDDO0–VDDO3 | Output buffer supply pins | Independent 1.4–3.63 V supplies per output pair; enables mixed-voltage system interfacing |
| VDD | Core supply | 1.8 V / 2.5 V / 3.3 V core logic supply; powers PLL, NVM, control logic |
| LOSLOL | Loss-of-signal/loss-of-lock alarm output | Open-drain active-low flag indicating input failure or PLL unlock condition |
| OEB | Output enable / blank control | Active-low pin to disable all output drivers simultaneously; no glitch during assertion |
| GND / RSVD_GND | Ground connections | Multiple GND pins including dedicated ground for thermal pad; required for EMI and jitter performance |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth fractional-N synthesis | Four independent synthesizers deliver zero-ppm frequency accuracy and <20 ps phase step resolution per output |
| Pin-controlled configuration | No I²C interface required; factory-programmed OTP memory enables immediate operation after power-up |
| Flexible output formatting | Each of four differential outputs supports LVPECL, LVDS, HCSL, CMOS, SSTL, or HSTL - selectable per channel |
| Independent output voltage per driver | VDDO0–VDDO3 allow simultaneous 1.8 V, 2.5 V, and 3.3 V clock domains on same device |
| Glitchless frequency adjustment | Pin-controlled increment/decrement on CLK0A/B only; 1 ppm steps, up to 350 MHz range, no output interruption |
| PCIe-compliant spread spectrum | SSC available on any output clock at 100 MHz; ±0.5% deviation at 30–33 kHz modulation rate |
Applications
| PCI Express 3.0 Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe 3.0 root ports and endpoints in a server motherboard. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, spread-spectrum-enabled 100 MHz HCSL clocks with matched skew and phase alignment. Use Value: Meets PCIe 3.0 common-clock jitter spec (≤0.45 ps RMS) while enabling single-device timing for multi-lane expansion slots. |
Use Scenario: Clocking line-rate PHYs, packet processors, and switch fabric ASICs in 1/10 GbE enterprise switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating 125 MHz (GbE), 156.25 MHz (10GbE), and 312.5 MHz (25GbE SerDes) from a single 25 MHz crystal. Use Value: Eliminates need for multiple discrete oscillators; reduces BOM count and board space while maintaining sub-1 ps RMS jitter across all rates. |
| FPGA & Processor Clocking | Broadcast Video Timing |
Use Scenario: Supplying independent clock domains to FPGA I/O banks, transceivers, and hard processor system (HPS) in Xilinx/Intel SoC-FPGAs. IC Role / Device Role / Timing Role: Configurable quad generator delivering 100 MHz LVDS (I/O), 200 MHz LVPECL (transceiver), 50 MHz CMOS (HPS), and 148.5 MHz LVDS (video interface). Use Value: Enables mixed-signal, multi-voltage clocking from one IC - avoids inter-chip skew and simplifies PCB routing. |
Use Scenario: Generating SMPTE ST 2081 (12G-SDI) pixel clock (594 MHz), reference sync (27 MHz), and audio sample clocks (48 kHz/96 kHz) in broadcast camera systems. IC Role / Device Role / Timing Role: High-accuracy synthesizer producing exact video frequencies via MultiSynth with zero ppm error and ultra-low deterministic jitter. Use Value: Ensures frame-accurate synchronization across video, audio, and metadata paths without external PLL cleanup stages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332B-D08717-GM | Higher integration: includes integrated crystal, smaller 3×3 mm QFN, but fixed factory configuration (no pin-control) | Better suited for space-constrained designs where crystal integration and footprint reduction outweigh field configurability needs | Select when board area is critical and reference stability is prioritized over user-adjustable frequency/phase control |
| ICS8430I-01T | Lower jitter (0.45 ps RMS), but only two outputs; no spread spectrum; requires I²C programming | Applicable where dual-output precision is sufficient and PCIe SSC compliance is not required | Choose for ultra-low-jitter dual-clock applications with I²C-managed configuration and no need for four independent outputs |
Compared with Si5332B-D08717-GM and ICS8430I-01T, the SI5334C-B04717-GM uniquely balances pin-controlled flexibility, four independent outputs, PCIe-compliant SSC, and broad voltage/format support - making it optimal for complex, multi-standard timing architectures requiring field-adjustable operation without firmware overhead.
Availability
SI5334C-B04717-GM is available at Aetrix Electronics and suitable for PCIe 3.0 timing, Ethernet switch/router clocking, and FPGA/processor clock distribution requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for SI5334C-B04717-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog ICs for infrastructure, automotive, and industrial markets.
The SI5334C-B04717-GM belongs to Skyworks' Si533x family of any-frequency clock generators, designed specifically for high-density, multi-protocol timing applications in networking, data center, and broadcast equipment where jitter, flexibility, and reliability are critical.
FAQ
What is the maximum output frequency supported by the SI5334C-B04717-GM?
The SI5334C-B04717-GM supports up to 350 MHz in integer synthesis mode across all four outputs. At select frequencies - specifically Fvco/4 and Fvco/6 - it can generate outputs up to 710 MHz. These higher frequencies require careful validation of VCO operating range and are limited to two unique frequencies simultaneously per device. The SI5334C-B04717-GM datasheet specifies these constraints in Tables 4 and 10.
Does the SI5334C-B04717-GM support spread spectrum clocking (SSC)?
Yes, the SI5334C-B04717-GM supports PCIe 2.0-compliant spread spectrum on any output clock running at exactly 100 MHz, with ±0.5% frequency deviation modulated at 30–33 kHz. This feature is enabled per-output via factory programming and does not require runtime control. The SI5334C-B04717-GM must be ordered with SSC enabled in its configuration; it is not pin-controllable post-deployment.
Can the SI5334C-B04717-GM operate with a single-ended input clock?
Yes, the SI5334C-B04717-GM accepts single-ended clock inputs on pins IN3 and IN4, supporting CMOS (5–200 MHz), SSTL (5–350 MHz), and HSTL (5–350 MHz) logic families. Input voltage thresholds are referenced to VDD (VIH = 0.7×VDD, VIL = 0.3×VDD), and slew rate should exceed 1 V/ns for optimal jitter performance. The SI5334C-B04717-GM does not require external termination for single-ended inputs.
What is the phase adjustment capability of the SI5334C-B04717-GM?
The SI5334C-B04717-GM provides pin-controlled phase adjustment on each differential output with <20 ps step resolution and ±45 ns total range. This feature operates across the 0.16–350 MHz frequency band and updates at up to 1.5 MHz. Phase offset is applied digitally within the MultiSynth divider path, ensuring deterministic, glitch-free transitions. The SI5334C-B04717-GM implements this via dedicated PINC/FDEC pins per output pair.
Is the SI5334C-B04717-GM pin-compatible with other Si5334 variants?
Yes, all Si5334 variants - including SI5334C-B04717-GM - share identical 24-pin QFN packaging, pinout, and footprint. Differences between variants (e.g., B04717 vs D08717) reflect factory-programmed configuration (output frequencies, formats, SSC enablement, phase offsets), not physical or electrical pin behavior. The SI5334C-B04717-GM maintains full mechanical and electrical compatibility with the broader Si5334 family.
SI5334C-B04717-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5334C-B04717-GM FAQ
1.How can I place an order for SI5334C-B04717-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5334C-B04717-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5334C-B04717-GM reliable?
The price and inventory of SI5334C-B04717-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5334C-B04717-GM is usually 5 days.
3.What payment methods are accepted for SI5334C-B04717-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5334C-B04717-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5334C-B04717-GM?
SI5334C-B04717-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5334C-B04717-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5334C-B04717-GM?
For technical support, including SI5334C-B04717-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5334C-B04717-GM requirements.
6.How does Aetrix verify that SI5334C-B04717-GM is sourced from the original manufacturer or authorized distributors?
All SI5334C-B04717-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5334C-B04717-GM meets industry standards.
7.What is the process for return or replacement of SI5334C-B04717-GM?
All SI5334C-B04717-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5334C-B04717-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5334C-B04717-GM part is unused and in its original packaging.
Return procedure for SI5334C-B04717-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5334C-B04717-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

