Skyworks Solutions Inc. SI5334C-B04801-GM
- Part No.:
- SI5334C-B04801-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5334C-B04801-GM.pdf
- Description:
- 4-OUTPUT, ANY FREQUENCY(<200MHZ)
- Quantity:
- Payment:

- Shipping:

Inventory:2,051
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5334C-B04801-GM from Skyworks Solutions is a pin-controlled, quad-output any-frequency clock generator with four independently configurable differential clock outputs, 0.7 ps RMS typical phase jitter, 350 MHz max integer-output frequency (up to 710 MHz at select frequencies), and factory-programmed configuration for immediate operation on power-up. It serves as a high-precision timing source in PCIe 3.0, Ethernet switch/router, and FPGA clocking systems.
For engineers reviewing the SI5334C-B04801-GM datasheet, SI5334C-B04801-GM pinout, SI5334C-B04801-GM application, or SI5334C-B04801-GM equivalent, key selection considerations include its MultiSynth-based zero-ppm synthesis per output, independent output voltage control (1.5/1.8/2.5/3.3 V), differential input support up to 710 MHz, and 4×4 mm 24-QFN package with pin-controlled phase/frequency adjustment.
Technical Context
The SI5334C-B04801-GM implements a fractional-N PLL architecture with integrated VCO and dual-stage synthesis: a primary PLL (phase detector, loop filter, VCO, R-divider) feeds four independent MultiSynth dividers (M0–M3), each generating one output clock with sub-Hz resolution and zero ppm error. Input flexibility includes crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references.
Each output driver supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with independent VDDO supply (1.4–3.63 V), enabling mixed-voltage system interfacing. Phase adjustment (<20 ps step, ±45 ns range) and glitchless frequency increment/decrement (1 ppm steps, up to 350 MHz) are implemented via dedicated control pins (PINC/FINC, PDEC/FDEC), with loss-of-lock and loss-of-signal monitoring via LOSLOL.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | 4 differential clock outputs (CLK0A/B through CLK3A/B), each independently configurable |
| Max output frequency | 350 MHz for integer synthesis; 710 MHz at select frequencies (e.g., Fvco/4, Fvco/6) |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), measured at 125 MHz output with 25 MHz reference |
| Frequency accuracy | True 0 ppm error across all outputs due to MultiSynth fractional synthesis |
| Input reference support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply voltages | Core VDD: 1.8/2.5/3.3 V; Output buffers VDDOx: 1.5/1.8/2.5/3.3 V, independently assignable |
| Package | 24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad |
Pinout & Package
SI5334C-B04801-GM is housed in a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.3 datasheet Figure 2 (Transparent Top View) and Section 3 (Pin Descriptions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK0A / CLK0B | Differential output pair 0 | LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL configurable; driven by MultiSynth0 |
| CLK1A / CLK1B | Differential output pair 1 | LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL configurable; driven by MultiSynth1 |
| CLK2A / CLK2B | Differential output pair 2 | LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL configurable; driven by MultiSynth2 |
| CLK3A / CLK3B | Differential output pair 3 | LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL configurable; driven by MultiSynth3 |
| IN1 / IN2 | Differential reference input | Accepts 5–710 MHz AC-coupled differential clock; internal 10 kΩ termination |
| IN3 / IN4 | Single-ended reference input | Accepts 5–200 MHz CMOS-level clock; VIH = 0.7×VDD, VIL = 0.3×VDD |
| IN5 / IN6 | Secondary differential reference input | Redundant 5–710 MHz differential input; supports failover or multi-reference designs |
| IN7 | Crystal input (XTAL) | Supports 8–30 MHz fundamental-mode crystals; on-chip load capacitance 11–13 pF |
| VDD | Core supply | 1.8 V (±5%), 2.5 V (±10%), or 3.3 V (±10%) core rail; typ. IDD = 45 mA @ 100 MHz outputs |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.4–3.63 V supplies per output pair; sets output swing and logic level |
| OEB | Output enable bar | Active-low global output disable; places all outputs in high-impedance state |
| LOSLOL | Loss-of-signal/loss-of-lock indicator | Open-drain output asserting low on input signal loss or PLL unlock (tLOS = 2.6–5 µs) |
| RSVD_GND | Reserved ground | Internally connected to die substrate; must be tied to PCB ground plane |
| GND | Power ground | Primary analog/digital return path; connects to exposed thermal pad |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth frequency synthesis | Enables independent, any-frequency generation per output with zero ppm error and 0.7 ps RMS jitter |
| Pin-controlled phase adjustment | ±45 ns range in <20 ps steps per output, updated at up to 1.5 MHz without software interface |
| Glitchless frequency increment/decrement | 1 ppm step size on CLK0A/B only; supports margin testing and dynamic frequency tuning |
| PCIe-compliant spread spectrum | Available on any 100 MHz output with Rn divider = 1; ±0.5% deviation at 30–33 kHz modulation rate |
| Zero-delay mode support | External feedback via FDBK/FDBKB pins enables phase-aligned output-to-input tracking with no propagation delay |
| Flexible output signaling | Per-output format selection among LVPECL, LVDS, HCSL, CMOS, SSTL, HSTL - no external level shifters required |
Applications
| PCI Express 3.0 Clocking | Ethernet Switch Timing |
|---|---|
|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe 3.0 endpoints and root complexes in a high-density switch fabric. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter (0.45 ps RMS) 100 MHz HCSL clocks compliant with PCIe 3.0 jitter mask. Use Value: Eliminates need for multiple discrete oscillators; ensures deterministic inter-lane skew <100 ps and meets Intel Clock Jitter Tool requirements. |
Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, MACs, and packet processors in Layer-2/3 switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact IEEE 802.3-compliant rates from a single 25 MHz crystal reference. Use Value: Reduces BOM count by replacing three separate clock ICs; maintains <0.7 ps RMS jitter across all outputs for clean SERDES locking. |
| FPGA and ASIC Clock Distribution | Broadcast Video Synchronization |
|
Use Scenario: Supplying multiple domain-specific clocks (e.g., 200 MHz logic, 100 MHz DDR, 50 MHz peripherals) to Xilinx Versal or Intel Agilex FPGAs. IC Role / Device Role / Timing Role: Configurable quad clock generator with independent VDDO supplies enabling direct interface to mixed-voltage FPGA banks. Use Value: Avoids external level translators; supports simultaneous LVDS (I/O), HCSL (memory), and CMOS (control) outputs from one device. |
Use Scenario: Delivering genlock-accurate 27 MHz, 74.25 MHz, and 148.5 MHz pixel clocks for SMPTE ST 2081/2110 IP video transport systems. IC Role / Device Role / Timing Role: Low-phase-noise clock generator with <−126 dBc/Hz at 10 kHz offset, referenced to atomic-sync GPSDO or master black burst. Use Value: Enables frame-accurate A/V synchronization across distributed IP nodes without external jitter cleaners. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06989-GM | Higher integration: 8 outputs, I²C programmability, integrated EEPROM; larger 5×5 mm 32-QFN package | Requires firmware initialization; better suited for dynamically reconfigured systems (e.g., software-defined radio) | Select when field reconfiguration, multi-profile storage, or >4 outputs are required; not pin-compatible |
| ICS8430I-01T | Fixed-frequency quad LVDS generator (no any-frequency synthesis); 0.9 ps RMS jitter; 3.3 V only; 32-TQFP package | Limited to pre-defined frequencies (e.g., 100/125/156.25 MHz); no phase/frequency tuning capability | Select for cost-sensitive, static-clocking applications where synthesis flexibility is unnecessary |
Compared with Si5332A-D06989-GM and ICS8430I-01T, the SI5334C-B04801-GM uniquely delivers pin-controlled any-frequency synthesis in a compact 4×4 mm QFN without requiring I²C infrastructure or sacrificing jitter performance - ideal for space-constrained, fixed-configuration high-speed digital systems.
Availability
SI5334C-B04801-GM is available at Aetrix Electronics and suitable for PCIe 3.0 clocking, Ethernet switch/router timing, and FPGA/ASIC clock distribution requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for SI5334C-B04801-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and precision analog solutions for communications, automotive, and industrial markets.
The SI5334C-B04801-GM belongs to Skyworks' Si533x family of pin-configurable clock generators, designed specifically for high-density, low-jitter timing in datacenter switches, telecom line cards, and high-performance computing platforms.
FAQ
What is the maximum differential input frequency supported by the SI5334C-B04801-GM?
The SI5334C-B04801-GM supports differential input frequencies up to 710 MHz on pins IN1/IN2 and IN5/IN6, as specified in Table 4 of the Skyworks Rev. 1.3 datasheet. This enables direct use with high-speed SerDes reference clocks without external division.
Does the SI5334C-B04801-GM require an external EEPROM or I²C interface to operate?
No. The SI5334C-B04801-GM is factory-programmed with non-volatile memory (OTP) and begins operation immediately on power-up with no external configuration required. Its pin-control interface eliminates dependency on I²C buses or external memory devices.
Can the SI5334C-B04801-GM generate four different output frequencies simultaneously?
Yes. The SI5334C-B04801-GM uses four independent MultiSynth dividers (M0–M3) to synthesize four distinct frequencies - each configurable from 0.16 MHz up to 350 MHz (integer) or select frequencies to 710 MHz - with zero ppm error and low jitter.
What output formats does the SI5334C-B04801-GM support, and how are they selected?
The SI5334C-B04801-GM supports LVPECL, LVDS, HCSL, CMOS, SSTL, and HSTL output formats. Format selection is factory-programmed per output pair and cannot be changed in-circuit; it is defined during orderable part number configuration (e.g., SI5334C-B04801-GM).
Is spread spectrum clocking (SSC) available on all outputs of the SI5334C-B04801-GM?
Spread spectrum is available only on outputs configured to 100 MHz with Rn divider = 1, as stated in Note 4 of Table 3 and Section 2.10 of the datasheet. It is PCIe 2.0 compliant (±0.5% deviation, 30–33 kHz modulation) and cannot be enabled on other frequencies.
SI5334C-B04801-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5334C-B04801-GM FAQ
1.How can I place an order for SI5334C-B04801-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5334C-B04801-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5334C-B04801-GM reliable?
The price and inventory of SI5334C-B04801-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5334C-B04801-GM is usually 5 days.
3.What payment methods are accepted for SI5334C-B04801-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5334C-B04801-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5334C-B04801-GM?
SI5334C-B04801-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5334C-B04801-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5334C-B04801-GM?
For technical support, including SI5334C-B04801-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5334C-B04801-GM requirements.
6.How does Aetrix verify that SI5334C-B04801-GM is sourced from the original manufacturer or authorized distributors?
All SI5334C-B04801-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5334C-B04801-GM meets industry standards.
7.What is the process for return or replacement of SI5334C-B04801-GM?
All SI5334C-B04801-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5334C-B04801-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5334C-B04801-GM part is unused and in its original packaging.
Return procedure for SI5334C-B04801-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5334C-B04801-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

