Skyworks Solutions Inc. SI5334C-B04813-GM
- Part No.:
- SI5334C-B04813-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5334C-B04813-GM.pdf
- Description:
- 4-OUTPUT, ANY FREQUENCY(<200MHZ)
- Quantity:
- Payment:

- Shipping:

Inventory:2,249
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5334C-B04813-GM from Skyworks Solutions is a pin-controlled, quad-output any-frequency clock generator with four independently configurable differential clock outputs. It synthesizes frequencies from 0.16 MHz to 710 MHz per output using MultiSynth fractional-N synthesis, delivers 0.7 ps RMS typical phase jitter, supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats, and operates from 1.8/2.5/3.3 V core and output supplies. It is deployed in PCIe 3.0 timing, FPGA clocking, and broadcast video systems.
For engineers reviewing the SI5334C-B04813-GM datasheet, SI5334C-B04813-GM pinout, SI5334C-B04813-GM application, or SI5334C-B04813-GM equivalent, key selection criteria include its 4× independent differential outputs, factory-programmed configuration, zero-ppm frequency accuracy, <20 ps phase step resolution, and support for 710 MHz differential output - all in a space-constrained 4×4 mm 24-QFN package.
Technical Context
The SI5334C-B04813-GM integrates a fully on-chip fractional-N PLL (phase detector, charge pump, loop filter, VCO, and R/N dividers) plus four independent MultiSynth output synthesis stages. Each MultiSynth supports integer or fractional division to generate any output frequency up to 350 MHz (Fvco/8), with select outputs reaching 710 MHz via higher-order VCO harmonics.
Input flexibility includes crystal (8–30 MHz), single-ended CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz). Output drivers are individually configurable for signal format, output voltage (1.5/1.8/2.5/3.3 V), and termination, enabling mixed-voltage system clock distribution without level-shifting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | 4 differential clock outputs (CLK0A/B through CLK3A/B), each independently configurable |
| Frequency range per output | 0.16–350 MHz (all formats); up to 710 MHz for LVPECL/LVDS with specific VCO mode |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), enabling compliance with PCIe 3.0 and 10GbE jitter budgets |
| Frequency accuracy | True 0 ppm error across all outputs due to fractional-N synthesis with no rounding error |
| Core supply voltage | 1.8 V, 2.5 V, or 3.3 V - selectable per design; supports mixed-supply SoC/FPGA interfaces |
| Package | 24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch - optimized for high-density PCB layouts |
| Operating temperature | –40 °C to +85 °C ambient - qualified for industrial and telecom line-card environments |
Pinout & Package
SI5334C-B04813-GM is housed in a 24-lead, 4 mm × 4 mm, 0.5 mm pitch QFN package with exposed thermal pad. Pin assignments follow the standard Si5334 top-view layout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1 / IN2 | Differential reference input (primary) | Accepts 5–710 MHz AC-coupled differential clock; internal 100 Ω termination enabled |
| IN3 / IN4 | Single-ended reference input | Supports 5–200 MHz CMOS-level clock; VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A / CLK0B through CLK3A / CLK3B | Differential clock outputs (4 pairs) | Each pair independently configurable for LVPECL/LVDS/HCSL/SSTL/HSTL/CMOS; VDDOx per driver |
| VDDO0–VDDO3 | Output buffer supply rails | Independent 1.5/1.8/2.5/3.3 V supplies per output pair - enables mixed-signal interface compatibility |
| VDD | Core logic supply | 1.8/2.5/3.3 V core supply; IDD = 45 mA typical at 100 MHz on all outputs |
| LOSLOL | Loss-of-signal/loss-of-lock alarm output | Open-drain active-low flag; asserts within 5 µs of input loss or PLL unlock |
| OEB | Output enable/disable control | Active-low pin; disables all output drivers simultaneously without affecting internal PLL operation |
| RSVD_GND | Reserved ground terminal | Internally connected to die substrate; must be tied to PCB ground plane for thermal and EMI integrity |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth fractional-N synthesis | Enables any-frequency generation on all 4 outputs with zero ppm error and <0.7 ps RMS jitter |
| Independent output voltage per driver | Each of 4 output pairs has dedicated VDDOx rail (1.5/1.8/2.5/3.3 V), eliminating external level shifters |
| Pin-controlled phase adjustment | ±45 ns range with <20 ps step resolution per output - enables precise inter-clock skew alignment |
| Glitchless frequency increment/decrement | 1 ppm step size, up to 350 MHz range on CLK0A/B - supports margin testing and dynamic frequency tuning |
| PCIe-compliant spread spectrum | SSC available on any 100 MHz output; ±0.5% deviation at 30–33 kHz - reduces EMI without violating PCIe spec |
| Zero-delay feedback mode | Optional external feedback path (FDBK/FDBKB) enables phase-aligned output-to-input tracking for delay-sensitive applications |
Applications
| PCI Express 3.0 Timing | FPGA & ASIC Clock Distribution |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe root complex and endpoint devices in a server backplane. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with SSC support. Use Value: Meets PCIe 3.0 total jitter limit (<33.6 ps pk-pk) and eliminates need for multiple discrete oscillators or buffers. |
Use Scenario: Driving heterogeneous clock domains (e.g., 156.25 MHz transceiver, 100 MHz fabric, 50 MHz peripherals) on a Xilinx Kintex Ultrascale+ FPGA. IC Role / Device Role / Timing Role: Any-frequency synthesis engine generating exact required frequencies from a single crystal reference. Use Value: Eliminates external frequency translators and simplifies BOM by consolidating 4 clock sources into one IC. |
| Broadcast Video Timing | Telecom Line Cards |
Use Scenario: Generating SMPTE ST 2082 (27 MHz), ST 292 (27 MHz), and ST 2081 (75 MHz) reference clocks for multi-format video switchers. IC Role / Device Role / Timing Role: Precision clock generator with zero-ppm accuracy and sub-1 ps jitter for frame-accurate video synchronization. Use Value: Ensures genlock stability across mixed-standard video equipment without drift-induced artifacts. |
Use Scenario: Supplying 155.52 MHz (OC-3), 622.08 MHz (OC-12), and 2.488 GHz (OC-48) clocks to SerDes and framer ICs on a carrier-grade optical line card. IC Role / Device Role / Timing Role: High-frequency clock synthesizer supporting both legacy SONET and modern OTN rates from one device. Use Value: Reduces board area and power vs. discrete VCXO + divider solutions while maintaining OC-12 jitter compliance (<1 ps RMS). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D08119-GM | 8-output, I²C-programmable, lower jitter (0.35 ps RMS), supports JESD204B deterministic latency | Required for multi-device deterministic timing in radar or medical imaging systems | Choose when >4 outputs, programmability, or sub-0.5 ps jitter are mandatory; not pin-compatible |
| ICS8430I-01T | 4-output, fixed-frequency (no any-frequency synthesis), 1.2 ps RMS jitter, 3.3 V only, no spread spectrum | Suitable for cost-sensitive, static-frequency applications like basic Ethernet PHY clocking | Choose only if frequency plan is static and jitter budget allows >1 ps RMS; requires redesign for any-frequency needs |
Compared with SI5334C-B04813-GM, the Si5332A offers greater flexibility and lower jitter but demands firmware integration, while the ICS8430I sacrifices synthesis capability for lower unit cost and simpler validation - making SI5334C-B04813-GM optimal for field-programmable, multi-standard timing where pin control and zero-ppm accuracy are critical.
Availability
SI5334C-B04813-GM is available at Aetrix Electronics and suitable for PCIe 3.0 timing, FPGA clock distribution, and broadcast video applications requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for SI5334C-B04813-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, timing, and precision analog components for communications, automotive, and industrial markets.
The Si5334 family is designed for high-performance, multi-protocol clock generation in space-constrained systems - delivering any-frequency synthesis, ultra-low jitter, and flexible I/O to replace multiple discrete timing elements.
FAQ
What is the maximum differential output frequency supported by the SI5334C-B04813-GM?
The SI5334C-B04813-GM supports differential output frequencies up to 710 MHz for LVPECL and LVDS formats when operating in higher-order VCO harmonic modes. For all other formats (HCSL, SSTL, HSTL), the maximum is 350 MHz. This capability is confirmed in Table 4 of the datasheet under "Output Clocks (Differential)" and applies specifically to the SI5334C-B04813-GM variant.
Does the SI5334C-B04813-GM require an external I²C interface for configuration?
No, the SI5334C-B04813-GM is pin-controlled and factory-programmed with non-volatile memory (OTP). It powers up and begins operation immediately in its predefined configuration without I²C, SPI, or software initialization. This eliminates firmware dependencies and simplifies system boot timing - a defining feature of the SI5334C-B04813-GM.
Can the SI5334C-B04813-GM generate different output formats simultaneously?
Yes, the SI5334C-B04813-GM supports simultaneous mixed-format outputs: for example, CLK0A/B as LVDS, CLK1A/B as HCSL, CLK2A/B as CMOS, and CLK3A/B as SSTL - each with independent VDDOx supply voltages. This is enabled by its four independent output drivers and is explicitly documented in the "Highly-configurable output drivers" feature list and functional description section.
What is the phase adjustment resolution and range for the SI5334C-B04813-GM?
The SI5334C-B04813-GM provides phase adjustment with <20 ps step resolution over a ±45 ns range on each differential output. This capability is pin-controlled and operates across the 0.16–350 MHz frequency band. The specification is verified in Table 3 ("Performance Characteristics") under "Phase Increment/Decrement Accuracy" and "Programmable Initial Phase Offset".
Is spread spectrum clocking (SSC) supported on all outputs of the SI5334C-B04813-GM?
Spread spectrum clocking is supported on any SI5334C-B04813-GM output clock running at exactly 100 MHz and configured with Rn divider = 1. It delivers ±0.5% frequency deviation at 30–33 kHz, compliant with PCI Express 2.0 specifications. SSC is not available on non-100 MHz outputs or those using Rn ≠ 1, as stated in Note 4 of Table 3 and Section 2.10.
SI5334C-B04813-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5334C-B04813-GM FAQ
1.How can I place an order for SI5334C-B04813-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5334C-B04813-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5334C-B04813-GM reliable?
The price and inventory of SI5334C-B04813-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5334C-B04813-GM is usually 5 days.
3.What payment methods are accepted for SI5334C-B04813-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5334C-B04813-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5334C-B04813-GM?
SI5334C-B04813-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5334C-B04813-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5334C-B04813-GM?
For technical support, including SI5334C-B04813-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5334C-B04813-GM requirements.
6.How does Aetrix verify that SI5334C-B04813-GM is sourced from the original manufacturer or authorized distributors?
All SI5334C-B04813-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5334C-B04813-GM meets industry standards.
7.What is the process for return or replacement of SI5334C-B04813-GM?
All SI5334C-B04813-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5334C-B04813-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5334C-B04813-GM part is unused and in its original packaging.
Return procedure for SI5334C-B04813-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5334C-B04813-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

