Skyworks Solutions Inc. SI5334C-B05192-GMR
- Part No.:
- SI5334C-B05192-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5334C-B05192-GMR.pdf
- Description:
- 4-OUTPUT, ANY FREQUENCY(<200MHZ)
- Quantity:
- Payment:

- Shipping:

Inventory:4,855
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5334C-B05192-GMR from Skyworks Solutions is a pin-controlled, quad-output any-frequency clock generator with four independently configurable differential clock outputs. It synthesizes frequencies from 0.16 MHz to 710 MHz per output using MultiSynth fractional-N synthesis, delivers 0.7 ps RMS typical phase jitter, supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats, and operates from 1.8/2.5/3.3 V core and output supplies - deployed in PCIe 3.0 timing, FPGA clocking, and broadcast video systems.
For engineers reviewing the SI5334C-B05192-GMR datasheet, SI5334C-B05192-GMR pinout, SI5334C-B05192-GMR application, or SI5334C-B05192-GMR equivalent, key selection considerations include its 4× independent output frequency/phase/format configurability, zero-ppm accuracy across all outputs, 24-pin 4×4 mm QFN package, loss-of-signal detection, and pin-based frequency/phase adjustment without I²C interface.
Technical Context
The SI5334C-B05192-GMR integrates a fully on-chip fractional-N PLL (phase detector, charge pump, loop filter, VCO, R/N dividers) followed by four independent MultiSynth output synthesis stages, each with M/P dividers enabling non-integer frequency generation up to 710 MHz. Input flexibility includes crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references.
Each of the four differential outputs features independent voltage control (1.5/1.8/2.5/3.3 V), format selection (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), and programmable initial phase offset (±45 ns) with 20 ps step resolution. The device supports optional zero-delay mode via external feedback and PCI Express–compliant spread spectrum on 100 MHz outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | 4 independent differential clock outputs (CLK0A/B through CLK3A/B) |
| Frequency range per output | 0.16–350 MHz (all formats); up to 710 MHz for LVPECL/LVDS with specific constraints |
| Phase jitter (RMS) | 0.7 ps typical - enables compliance with PCIe 3.0, 10GbE, and SONET OC-12 jitter budgets |
| Frequency accuracy | 0 ppm error - eliminates need for post-synthesis calibration or trimming |
| Core supply voltage | 1.8 V, 2.5 V, or 3.3 V - supports mixed-voltage system integration |
| Package | 24-pin QFN, 4 mm × 4 mm - space-efficient for high-density timing applications |
| Operating temperature | –40 °C to +85 °C - qualified for industrial and telecom line card environments |
Pinout & Package
SI5334C-B05192-GMR is housed in a 24-lead, 4 mm × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per the Si5334 family and validated in Skyworks Rev. 1.3 datasheet (pages 23–24).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1 / IN2 | Differential reference input (primary) | Accepts 5–710 MHz AC-coupled differential clock; internal 10 kΩ termination |
| IN3 / IN4 | Single-ended reference input | Supports 5–200 MHz CMOS-level clock; VIH = 0.7×VDD, VIL = 0.3×VDD |
| IN5 / IN6 | Differential feedback input (FDBK/FDBKB) | Enables zero-delay mode when connected to selected output (e.g., CLK0A/B) |
| CLK0A / CLK0B | Differential output 0 | Configurable format/frequency/voltage; supports frequency increment/decrement (pin-controlled) |
| CLK1A / CLK1B | Differential output 1 | Independent format/frequency/voltage; no frequency inc/dec capability |
| CLK2A / CLK2B | Differential output 2 | Independent format/frequency/voltage; no frequency inc/dec capability |
| CLK3A / CLK3B | Differential output 3 | Independent format/frequency/voltage; no frequency inc/dec capability |
| VDD | Core supply | 1.8/2.5/3.3 V ±10%; typical IDD = 45 mA at 100 MHz on all outputs |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.4–3.63 V per output bank; sets output common-mode voltage |
| LOSLOL | Loss-of-signal/loss-of-lock alarm | Open-drain active-low output; asserts within 5 µs of input failure or PLL unlock |
| OEB | Output enable bar | Active-low global output disable; places all outputs in high-impedance state |
| RSVD_GND | Reserved ground | Internally connected to substrate; must be tied to PCB ground plane |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth fractional-N synthesis | Enables any-frequency output generation (0.16–710 MHz) with zero ppm error and <0.7 ps RMS jitter |
| Independent output configuration | Each of four outputs supports unique format (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), voltage (1.5–3.3 V), and frequency |
| Pin-controlled frequency adjustment | Glitchless ±1 ppm steps on CLK0A/B only; max update rate 1.5 MHz - suitable for margin testing and dynamic tuning |
| Programmable phase offset | ±45 ns range with 20 ps resolution per output - enables precise inter-clock alignment in multi-FPGA systems |
| Spread spectrum (SSC) | PCIe 2.0–compliant modulation (30–33 kHz, ±0.5%) on any 100 MHz output - reduces EMI without affecting timing integrity |
| Zero-delay feedback mode | Uses external FDBK path to eliminate static phase offset between reference and selected output - critical for clock forwarding |
Applications
| PCI Express Timing | FPGA & Processor Clocking |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen3 endpoints and root complexes in a server motherboard. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter, spread-spectrum-enabled 100 MHz clocks with matched skew. Use Value: Meets PCIe 3.0 total jitter spec (<33.6 ps pk-pk) while reducing EMI via SSC - eliminates need for discrete spread-spectrum oscillators. |
Use Scenario: Driving heterogeneous clock domains in Xilinx Versal or Intel Agilex FPGA platforms requiring 156.25 MHz, 200 MHz, 300 MHz, and 400 MHz clocks simultaneously. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating four precisely aligned, format-matched clocks from a single 25 MHz crystal. Use Value: Replaces multiple discrete oscillators and fanout buffers - reduces BOM count, layout area, and power by >30% vs. legacy solutions. |
| Broadcast Video/Audio Sync | Telecom Line Cards |
Use Scenario: Generating SMPTE ST 2059–2–compliant 27 MHz, 74.25 MHz, 148.5 MHz, and 297 MHz clocks for SDI video processing ASICs and audio DSPs. IC Role / Device Role / Timing Role: High-stability clock generator with sub-1 ps RMS jitter and phase-adjustable outputs for genlock and lip-sync alignment. Use Value: Achieves <10 ps cycle-cycle jitter required for 4K/60 video - avoids frame drops and audio desync in real-time broadcast infrastructure. |
Use Scenario: Supplying 155.52 MHz (SONET OC-3), 622.08 MHz (OC-12), 125 MHz (GbE), and 156.25 MHz (SyncE) clocks to framer, PHY, and packet processor ICs on a 10G line card. IC Role / Device Role / Timing Role: Multi-protocol timing hub supporting TDM, packet, and synchronization standards from one device. Use Value: Eliminates separate clock trees for SONET, Ethernet, and SyncE - simplifies design validation and improves holdover stability during reference loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D05192-GM | 8-output, I²C-programmable, lower jitter (0.35 ps RMS), supports JESD204B deterministic latency | Required for JESD204B subclass 1 systems; not pin-compatible; needs firmware integration | Select when deterministic phase alignment across >4 outputs or JESD204B compliance is mandatory |
| ICS8430I-01T | 4-output, fixed-frequency (no any-frequency synthesis), higher jitter (1.2 ps RMS), no phase adjustment | Limited to pre-defined frequency plans; no field reconfiguration; no spread spectrum | Select only for cost-sensitive, static-clock applications where frequency flexibility and jitter are secondary |
Compared with Si5332A-D05192-GM, SI5334C-B05192-GMR offers simpler pin-control operation and lower system integration overhead but lacks JESD204B support; compared with ICS8430I-01T, it provides full frequency/phase/format agility at higher precision and lower jitter - making it optimal for dynamic, multi-standard timing architectures.
Availability
SI5334C-B05192-GMR is available at Aetrix Electronics and suitable for PCIe 3.0 timing, FPGA clocking, and broadcast video applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5334C-B05192-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs.
The Si5334 family is designed as a pin-configurable, high-flexibility clock generator targeting applications demanding multi-output frequency agility, ultra-low jitter, and minimal system-level integration effort - especially in networking, computing, and broadcast infrastructure.
FAQ
What input reference sources does the SI5334C-B05192-GMR support?
The SI5334C-B05192-GMR accepts an external crystal (8–30 MHz), single-ended CMOS clock (5–200 MHz on IN3/IN4), SSTL/HSTL clock (5–350 MHz), or differential clock (5–710 MHz on IN1/IN2 or IN5/IN6). All inputs are internally terminated and compatible with standard logic families without external biasing.
Does the SI5334C-B05192-GMR require I²C programming to operate?
No. The SI5334C-B05192-GMR is factory-programmed with a predefined configuration stored in one-time-programmable (OTP) memory. Upon power-up, it begins generating clocks immediately without host intervention - pin control (e.g., OEB, LOSLOL, frequency/phase adjust pins) suffices for runtime operation.
Can all four outputs of the SI5334C-B05192-GMR run at different frequencies and signal formats simultaneously?
Yes. Each of the four differential outputs (CLK0A/B through CLK3A/B) is independently configurable for frequency (0.16–710 MHz), format (LVPECL, LVDS, HCSL, CMOS, SSTL, or HSTL), and output supply voltage (1.5/1.8/2.5/3.3 V), enabling true heterogeneous clock domain generation from a single device.
What is the maximum frequency supported by the SI5334C-B05192-GMR on LVPECL outputs?
The SI5334C-B05192-GMR supports LVPECL outputs up to 710 MHz, but only under specific conditions: the MultiSynth output frequency must remain between 5 MHz and Fvco/8, and only two unique frequencies above Fvco/8 (e.g., Fvco/4 and Fvco/6) may be generated simultaneously.
How does the SI5334C-B05192-GMR handle loss of input clock or PLL lock?
The SI5334C-B05192-GMR asserts the open-drain LOSLOL pin within 5 µs of input clock loss or PLL unlock. This alarm signal can trigger system-level failover or diagnostic routines. Outputs continue running at last valid frequency until reset or power cycle - no automatic holdover mode is implemented.
SI5334C-B05192-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5334C-B05192-GMR FAQ
1.How can I place an order for SI5334C-B05192-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5334C-B05192-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5334C-B05192-GMR reliable?
The price and inventory of SI5334C-B05192-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5334C-B05192-GMR is usually 5 days.
3.What payment methods are accepted for SI5334C-B05192-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5334C-B05192-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5334C-B05192-GMR?
SI5334C-B05192-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5334C-B05192-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5334C-B05192-GMR?
For technical support, including SI5334C-B05192-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5334C-B05192-GMR requirements.
6.How does Aetrix verify that SI5334C-B05192-GMR is sourced from the original manufacturer or authorized distributors?
All SI5334C-B05192-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5334C-B05192-GMR meets industry standards.
7.What is the process for return or replacement of SI5334C-B05192-GMR?
All SI5334C-B05192-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5334C-B05192-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5334C-B05192-GMR part is unused and in its original packaging.
Return procedure for SI5334C-B05192-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5334C-B05192-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

