Skyworks Solutions Inc. SI5334C-B05738-GM
- Part No.:
- SI5334C-B05738-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5334C-B05738-GM.pdf
- Description:
- 4-OUTPUT, ANY FREQUENCY(<200MHZ)
- Quantity:
- Payment:

- Shipping:

Inventory:4,559
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5334C-B05738-GM from Skyworks Solutions is a pin-controlled, any-frequency quad clock generator IC with four independently configurable differential outputs. It synthesizes frequencies from 0.16 MHz to 710 MHz per output using MultiSynth fractional-N synthesis, delivers 0.7 ps RMS typical phase jitter, supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats, and operates from 1.8/2.5/3.3 V core and output supplies - enabling precise clocking in PCIe 3.0, 10GbE, and FPGA timing systems.
For engineers reviewing the SI5334C-B05738-GM datasheet, SI5334C-B05738-GM pinout, SI5334C-B05738-GM application, or SI5334C-B05738-GM equivalent, this device offers factory-programmed, zero-ppm-accuracy clock synthesis with independent output voltage control, glitchless frequency stepping (1 ppm), sub-20 ps phase adjustment, and loss-of-lock/signal monitoring - critical for high-reliability telecom and datacenter timing designs.
Technical Context
The SI5334C-B05738-GM integrates a fully on-chip fractional-N PLL with VCO, loop filter, and four independent MultiSynth dividers, each supporting integer or fractional synthesis up to Fvco/8 (350 MHz) or select higher frequencies (up to 710 MHz). Input flexibility includes 8–30 MHz crystal, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, or 5–710 MHz differential reference clocks.
Each of the four differential output drivers features independent supply voltage selection (1.5/1.8/2.5/3.3 V), format configurability (LVPECL, LVDS, HCSL, CMOS, SSTL, HSTL), and programmable initial phase offset (±45 ns) with 20 ps resolution. The device operates across –40 to +85 °C and supports optional zero-delay mode via external feedback.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | 4 differential clock outputs (CLK0A/B through CLK3A/B), each independently configurable |
| Frequency range per output | 0.16–350 MHz (all formats); up to 710 MHz for LVPECL/LVDS with specific constraints |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), enabling PCIe 3.0 and 10GbE compliance |
| Frequency accuracy | True 0 ppm error across all outputs due to fractional-N MultiSynth synthesis |
| Core supply voltage | 1.8 V, 2.5 V, or 3.3 V - selectable per design; supports mixed-voltage system integration |
| Operating temperature | –40 °C to +85 °C ambient, validated for industrial and telecom line card deployment |
| Package | 24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch - space-constrained PCB compatible |
Pinout & Package
SI5334C-B05738-GM is housed in a 24-lead, 4 mm × 4 mm QFN package with exposed thermal pad. Pin assignments follow Skyworks' standard Si5334 pinout, including dual differential inputs (IN1/IN2, IN5/IN6), single-ended inputs (IN3, IN4), four differential output pairs (CLK0A/B–CLK3A/B), dedicated LOSLOL alarm output, OEB enable, and separate VDD (core) and VDDOx (output buffer) supplies.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1 / IN2 | Differential reference input pair | Accepts 5–710 MHz AC-coupled differential clock; requires external 100 Ω termination |
| IN3 / IN4 | Single-ended reference inputs | Support 5–200 MHz CMOS-level clocks; VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A / CLK0B – CLK3A / CLK3B | Differential clock outputs (4 pairs) | Each pair independently configurable for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL |
| VDD | Core supply input | 1.8/2.5/3.3 V ±10%; powers PLL, logic, and MultiSynth blocks |
| VDDO0–VDDO3 | Output buffer supply inputs | Independent 1.4–3.63 V supplies per output bank; enables mixed-signal interface support |
| LOSLOL | Loss-of-signal/loss-of-lock alarm | Open-drain active-low output; asserts within 5 µs of input failure or PLL unlock |
| OEB | Output enable/disable control | Active-low; disables all output drivers without affecting internal PLL operation |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth fractional-N synthesis | Enables any-frequency output generation (0.16–710 MHz) with zero ppm error and <0.7 ps RMS jitter |
| Independent output voltage per driver | Each of four output banks supports 1.5/1.8/2.5/3.3 V VDDO - eliminates level-shifting for multi-rail SoCs/FPGAs |
| Glitchless frequency increment/decrement | 1 ppm step size on CLK0A/B only; supports margin testing and dynamic frequency tuning without clock interruption |
| Sub-20 ps phase adjustment | ±45 ns range with 20 ps resolution per output - enables precise skew alignment across high-speed SerDes lanes |
| PCIe-compliant spread spectrum | SSC available on any 100 MHz output with Rn divider = 1; reduces EMI by up to 0.5% deviation at 30–33 kHz |
| Zero-delay mode support | External feedback path via FDBK/FDBKB pins allows phase-nullified clock distribution for synchronous backplanes |
Applications
| PCI Express 3.0 Timing | Ethernet Switch Clocking |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe 3.0 root ports and endpoints in a server motherboard. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, independently buffered 100 MHz HCSL clocks with matched phase alignment. Use Value: Meets PCIe 3.0 total jitter limit (<3.1 ps RMS) and enables deterministic link training across multiple slots without external jitter cleaners. |
Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10/25 GbE PHYs and switch fabric in a modular Ethernet switch. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact IEEE 802.3-compliant rates from a single 25 MHz crystal reference. Use Value: Eliminates need for multiple discrete oscillators; supports rate agility during firmware upgrades and multi-speed port configuration. |
| FPGA & ASIC Clock Distribution | Broadcast Video Synchronization |
Use Scenario: Supplying 200 MHz LVDS, 300 MHz HCSL, and 100 MHz LVPECL clocks to heterogeneous FPGA I/O banks and transceivers. IC Role / Device Role / Timing Role: Mixed-format clock generator with independent VDDO per output - matching diverse I/O standards on a single die. Use Value: Reduces BOM count and layout complexity while maintaining <10 ps cycle-cycle jitter required for high-speed DDR4/DDR5 memory interfaces. |
Use Scenario: Delivering genlock-accurate 27 MHz, 74.25 MHz, and 148.5 MHz SMPTE ST 2082/ST 2081 reference clocks to video processing ASICs and serializers. IC Role / Device Role / Timing Role: Low-phase-noise clock synthesizer with <–126 dBc/Hz @ 10 kHz offset, meeting broadcast-grade spectral purity requirements. Use Value: Enables frame-accurate synchronization across multi-channel 4K/8K video pipelines without external VCXOs or filters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D05738-GM | Higher integration: includes integrated crystal, smaller 3 mm × 3 mm package, supports up to 10 outputs (with multiplexing) | Targeted at space-constrained, crystal-less designs requiring >4 outputs or tighter jitter specs (0.35 ps RMS) | Select when board area is constrained and crystal BOM reduction is prioritized over pin-control simplicity |
| ICS8430I-01T | Fixed-frequency, non-synthesizing quad LVDS generator; no MultiSynth, no frequency flexibility, 1.2 ps RMS jitter | Suitable only for static, known-frequency applications (e.g., fixed 100/125 MHz systems) without dynamic tuning needs | Choose only if design uses fixed clocks and avoids configuration overhead - not suitable for any-frequency or PCIe 3.0 margining |
Compared with Si5332A-D05738-GM, SI5334C-B05738-GM offers simpler pin-control programming and lower cost for crystal-based designs; versus ICS8430I-01T, it provides full frequency agility and superior jitter performance but requires factory configuration - making it optimal for PCIe, 10GbE, and FPGA timing where flexibility and precision are mandatory.
Availability
SI5334C-B05738-GM is available at Aetrix Electronics and suitable for PCIe 3.0 timing, 10GbE switch clocking, and FPGA/ASIC clock distribution requiring stable component supply, long-term lifecycle assurance, and guaranteed factory-programmed configurations.
Supply support for SI5334C-B05738-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.
The Si5334 product line delivers high-performance, any-frequency clock generation for demanding datacenter, telecom, and broadcast applications - designed to replace multiple discrete oscillators and simplify timing architecture with ultra-low jitter and flexible output formatting.
FAQ
What is the maximum output frequency supported by SI5334C-B05738-GM?
SI5334C-B05738-GM supports up to 710 MHz on LVPECL and LVDS outputs under specific conditions (e.g., Fvco/4 or Fvco/6 modes), while maintaining full specification compliance at 0.16–350 MHz across all supported formats. Frequencies above 350 MHz require validation per Skyworks AN562 and are limited to two unique outputs simultaneously.
Does SI5334C-B05738-GM require an external configuration interface like I²C?
No. SI5334C-B05738-GM is factory-programmed with OTP NVM and operates autonomously after power-up. All configuration - including output frequencies, formats, voltages, and phase offsets - is stored in on-chip memory and requires no runtime I²C or SPI communication, simplifying system design and reducing firmware dependencies.
Can SI5334C-B05738-GM generate different output formats simultaneously?
Yes. SI5334C-B05738-GM supports concurrent LVPECL, LVDS, HCSL, CMOS, SSTL, and HSTL outputs - one format per output pair (CLK0A/B through CLK3A/B). Each output bank has its own VDDO supply, allowing mixed-voltage and mixed-format clock distribution from a single IC.
What is the purpose of the LOSLOL pin on SI5334C-B05738-GM?
The LOSLOL pin on SI5334C-B05738-GM is an open-drain, active-low alarm output that asserts within 5 µs of either loss-of-signal (on any enabled input) or loss-of-lock (PLL unlock). It enables real-time system monitoring and fail-safe response in telecom and enterprise infrastructure without requiring external supervision circuitry.
How does SI5334C-B05738-GM achieve 0 ppm frequency accuracy?
SI5334C-B05738-GM achieves true 0 ppm frequency accuracy using Skyworks' patented MultiSynth fractional-N synthesis architecture. Unlike traditional PLLs with integer dividers, MultiSynth employs high-resolution fractional division to synthesize exact output frequencies from the reference without accumulated rounding error - verified across all outputs in the factory-programmed configuration.
SI5334C-B05738-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5334C-B05738-GM FAQ
1.How can I place an order for SI5334C-B05738-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5334C-B05738-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5334C-B05738-GM reliable?
The price and inventory of SI5334C-B05738-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5334C-B05738-GM is usually 5 days.
3.What payment methods are accepted for SI5334C-B05738-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5334C-B05738-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5334C-B05738-GM?
SI5334C-B05738-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5334C-B05738-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5334C-B05738-GM?
For technical support, including SI5334C-B05738-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5334C-B05738-GM requirements.
6.How does Aetrix verify that SI5334C-B05738-GM is sourced from the original manufacturer or authorized distributors?
All SI5334C-B05738-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5334C-B05738-GM meets industry standards.
7.What is the process for return or replacement of SI5334C-B05738-GM?
All SI5334C-B05738-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5334C-B05738-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5334C-B05738-GM part is unused and in its original packaging.
Return procedure for SI5334C-B05738-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5334C-B05738-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

