Skyworks Solutions Inc. SI5334C-B05751-GMR
- Part No.:
- SI5334C-B05751-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5334C-B05751-GMR.pdf
- Description:
- 4-OUTPUT, ANY FREQUENCY(<200MHZ)
- Quantity:
- Payment:

- Shipping:

Inventory:4,852
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5334C-B05751-GMR from Skyworks Solutions is a pin-controlled, quad-output any-frequency clock generator with four independently configurable differential clock outputs. It synthesizes frequencies from 0.16 MHz to 710 MHz per output using MultiSynth fractional-N synthesis, delivers 0.7 ps RMS typical phase jitter, supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats, and operates from 1.8/2.5/3.3 V core and output supplies. It is deployed in PCIe 3.0 timing, FPGA clocking, and broadcast video systems.
For engineers reviewing the SI5334C-B05751-GMR datasheet, SI5334C-B05751-GMR pinout, SI5334C-B05751-GMR application, or SI5334C-B05751-GMR equivalent, key selection criteria include its 4× independent differential outputs, factory-programmed configuration, zero-ppm frequency accuracy, 20 ps phase step resolution, and support for 710 MHz differential output with <1 ps RMS jitter - all in a space-constrained 4×4 mm QFN24 package.
Technical Context
The SI5334C-B05751-GMR integrates a high-stability fractional-N PLL with on-chip VCO and four independent MultiSynth synthesis stages, each feeding a dedicated output driver. Its architecture enables integer and fractional frequency synthesis up to Fvco/8 (350 MHz) and select higher frequencies (up to 710 MHz) via bypass paths, with input reference flexibility spanning 8–30 MHz crystal or 5–710 MHz differential/single-ended clocks.
Each output features independent voltage control (1.5/1.8/2.5/3.3 V), format selection (LVPECL, LVDS, HCSL, CMOS, SSTL, HSTL), and programmable phase offset (±45 ns in 20 ps steps). The device implements loss-of-signal (LOS) and loss-of-lock (LOL) monitoring, optional zero-delay feedback mode, and pin-controlled frequency increment/decrement (1 ppm steps, glitchless) on CLK0A/B only.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | 4 differential clock outputs (CLK0A/B, CLK1A/B, CLK2A/B, CLK3A/B), each independently configurable |
| Frequency range per output | 0.16–350 MHz (all formats); up to 710 MHz for LVPECL/LVDS with specific divider configurations |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), enabling compliance with PCIe 3.0 and 10 GbE jitter budgets |
| Frequency accuracy | True 0 ppm error across all outputs due to fractional-N synthesis with no rounding error |
| Supply voltages | Core: 1.8/2.5/3.3 V; Output buffers: independently selectable 1.5/1.8/2.5/3.3 V per driver |
| Package | 24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating temperature | –40 °C to +85 °C ambient, suitable for industrial and telecom line card environments |
Pinout & Package
SI5334C-B05751-GMR is housed in a 24-lead, 4×4 mm QFN package with wettable flanks and an exposed thermal pad (pin 24 = GND). Pin assignments are fixed per the Si5334 family; this variant uses factory OTP programming for its specific frequency plan and I/O configuration.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential reference inputs | Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination |
| IN3/IN4 | Single-ended reference inputs | Support 5–200 MHz CMOS, SSTL, or HSTL signals; DC-coupled with internal bias |
| CLK0A/CLK0B through CLK3A/CLK3B | Differential clock outputs | Four independent pairs; each configurable for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL with per-output VDDO |
| VDD, VDDO0–VDDO3 | Power supply terminals | VDD = core supply (1.8/2.5/3.3 V); VDDOx = dedicated output buffer supply per channel (1.5/1.8/2.5/3.3 V) |
| LOSLOL | Loss-of-signal/loss-of-lock alarm | Open-drain active-low output indicating reference failure or PLL unlock condition |
| OEB | Output enable bar | Active-low global enable controlling all four differential output drivers simultaneously |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth fractional-N synthesis | Enables any-frequency generation from 0.16 MHz to 710 MHz per output with zero ppm error and <0.7 ps RMS jitter |
| Independent output configuration | Each of four differential outputs supports independent format (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), voltage (1.5–3.3 V), and frequency |
| Pin-controlled phase adjustment | ±45 ns phase offset per output in 20 ps increments, enabling precise inter-clock alignment without software or I²C |
| Glitchless frequency tuning | 1 ppm step size on CLK0A/B only, supporting margin testing and dynamic frequency adaptation in production test or system calibration |
| Zero-delay feedback mode | Optional external feedback path (FDBK/FDBKB) eliminates static phase offset between reference and selected output clock |
Applications
| PCI Express 3.0 Timing | FPGA & ASIC Clock Distribution |
|---|---|
Use Scenario: Providing synchronized, low-jitter reference clocks to multiple PCIe 3.0 endpoints and root complexes in a server backplane. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent 100 MHz HCSL clocks compliant with PCIe 3.0 jitter limits (≤0.45 ps RMS). Use Value: Eliminates need for multiple discrete oscillators; ensures deterministic skew and sub-picosecond jitter across lanes, reducing link training failures. |
Use Scenario: Driving clock inputs of heterogeneous FPGA banks (I/O, transceiver, logic) requiring different voltage levels and frequencies. IC Role / Device Role / Timing Role: Configurable clock source supplying 125 MHz LVDS to transceivers, 50 MHz CMOS to I/O banks, and 200 MHz SSTL to memory controllers - all from one IC. Use Value: Reduces board area and BOM count; avoids signal integrity issues from multiple clock sources and simplifies power domain isolation. |
| Broadcast Video Synchronization | Telecom Line Card Timing |
Use Scenario: Generating genlock-capable pixel clocks (e.g., 74.25 MHz, 148.5 MHz) and audio sample clocks (48 kHz, 96 kHz) for SDI encoders/decoders. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact SMPTE-standard frequencies with zero ppm error and <1 ps RMS jitter for frame-accurate sync. Use Value: Prevents video frame slips and audio dropouts; enables seamless switching between sources without resync delays. |
Use Scenario: Providing stratum-3–equivalent timing to multiple DSPs, SerDes, and packet processors on a 10G/100G line card. IC Role / Device Role / Timing Role: Low-phase-noise clock generator delivering 155.52 MHz (OC-3), 622.08 MHz (OC-12), and 125 MHz (Ethernet) simultaneously with <0.7 ps RMS jitter. Use Value: Meets ITU-T G.8262 EEC-2 requirements; supports holdover stability during reference loss via integrated LOS/LOL monitoring. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D05751-GM | Higher integration: includes integrated crystal, dual PLLs, and I²C programmability; supports up to 10 outputs | Requires firmware initialization; not pin-compatible; better suited for designs needing field reconfiguration | Select when design requires post-deployment frequency updates or tighter phase alignment across >4 outputs |
| ICS854S01IAGLF | Fixed-frequency, non-synthesizing quad LVDS generator; max 350 MHz; no phase/frequency tuning; 3.3 V only | Lacks any-frequency synthesis, jitter performance (1.2 ps RMS), or multi-voltage outputs | Select only for cost-sensitive, static-clock applications where frequency flexibility and ultra-low jitter are not required |
Compared with Si5332A-D05751-GM and ICS854S01IAGLF, SI5334C-B05751-GMR uniquely balances factory-programmed simplicity, pin-controlled real-time tuning, and sub-1 ps jitter across four independent outputs - making it optimal for PCIe, FPGA, and broadcast systems where reliability, configurability, and timing precision are co-prioritized.
Availability
SI5334C-B05751-GMR is available at Aetrix Electronics and suitable for PCIe 3.0 timing, FPGA clock distribution, and broadcast video synchronization requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for SI5334C-B05751-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5334 product line delivers highly configurable, low-jitter clock generators for systems demanding precise, flexible, and reliable timing - especially in datacenter, telecom infrastructure, and professional AV equipment.
FAQ
What is the maximum differential output frequency supported by the SI5334C-B05751-GMR?
The SI5334C-B05751-GMR supports differential output frequencies up to 710 MHz for LVPECL and LVDS formats under specific divider configurations (e.g., Fvco/4 or Fvco/6 modes), while maintaining full specification compliance for jitter and drive strength. For general-purpose use across all formats, the guaranteed range is 0.16–350 MHz.
Does the SI5334C-B05751-GMR require I²C or SPI configuration to operate?
No. The SI5334C-B05751-GMR is factory-programmed with its configuration stored in one-time-programmable (OTP) memory. Upon power-up, it begins operation immediately without host processor intervention, I²C, or SPI communication - making it ideal for secure, boot-critical, or resource-constrained systems.
Can the SI5334C-B05751-GMR generate four different output frequencies simultaneously?
Yes. The SI5334C-B05751-GMR uses four independent MultiSynth dividers to synthesize up to four distinct frequencies simultaneously - for example, 100 MHz (PCIe), 125 MHz (GbE), 148.5 MHz (SMPTE), and 200 MHz (FPGA logic) - each with its own format, voltage, and phase offset.
What is the significance of the "B05751" suffix in SI5334C-B05751-GMR?
The "B05751" suffix identifies the specific factory-programmed configuration of the SI5334C-B05751-GMR, including its reference input selection (e.g., crystal vs. clock), output frequencies, formats, voltage settings, and enabled features such as spread spectrum or zero-delay mode - all permanently stored in OTP memory.
How does the SI5334C-B05751-GMR handle loss of input reference?
The SI5334C-B05751-GMR asserts the open-drain LOSLOL pin within 2.6–5 µs of input clock loss or PLL unlock. This signal can trigger system-level fault handling, such as failover to backup timing or graceful shutdown. The device continues free-running with degraded jitter until reference recovery.
SI5334C-B05751-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5334C-B05751-GMR FAQ
1.How can I place an order for SI5334C-B05751-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5334C-B05751-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5334C-B05751-GMR reliable?
The price and inventory of SI5334C-B05751-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5334C-B05751-GMR is usually 5 days.
3.What payment methods are accepted for SI5334C-B05751-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5334C-B05751-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5334C-B05751-GMR?
SI5334C-B05751-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5334C-B05751-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5334C-B05751-GMR?
For technical support, including SI5334C-B05751-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5334C-B05751-GMR requirements.
6.How does Aetrix verify that SI5334C-B05751-GMR is sourced from the original manufacturer or authorized distributors?
All SI5334C-B05751-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5334C-B05751-GMR meets industry standards.
7.What is the process for return or replacement of SI5334C-B05751-GMR?
All SI5334C-B05751-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5334C-B05751-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5334C-B05751-GMR part is unused and in its original packaging.
Return procedure for SI5334C-B05751-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5334C-B05751-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

