Skyworks Solutions Inc. SI5334C-B05948-GM
- Part No.:
- SI5334C-B05948-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5334C-B05948-GM.pdf
- Description:
- 4-OUTPUT, ANY FREQUENCY(<200MHZ)
- Quantity:
- Payment:

- Shipping:

Inventory:1,872
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5334C-B05948-GM from Skyworks Solutions is a pin-controlled, quad-output any-frequency clock generator with four independently configurable differential clock outputs. It synthesizes frequencies from 0.16 MHz to 710 MHz per output using MultiSynth fractional-N PLL technology, delivers 0.7 ps RMS typical phase jitter, supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats, and operates from 1.8/2.5/3.3 V core and output supplies - deployed in PCIe 3.0 timing, FPGA clocking, and broadcast video systems.
For engineers reviewing the SI5334C-B05948-GM datasheet, SI5334C-B05948-GM pinout, SI5334C-B05948-GM application, or SI5334C-B05948-GM equivalent, this page provides verified technical context, factory-programmed configuration details, jitter performance data at 125 MHz and 155.52 MHz, pin-level control logic for phase/frequency adjustment, and real-world substitution guidance for multi-protocol timing designs.
Technical Context
The SI5334C-B05948-GM implements a fully integrated fractional-N PLL with on-chip VCO, loop filter, and four independent MultiSynth synthesis stages - each driving one of four differential output pairs (CLK0A/B through CLK3A/B). Input flexibility includes crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references.
Each output supports independent format selection (LVPECL up to 710 MHz, LVDS up to 350 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz), independent output supply voltage (1.5/1.8/2.5/3.3 V), and independent phase offset (±45 ns in <20 ps steps). Frequency increment/decrement is supported on CLK0A/B only, with 1 ppm step resolution and glitchless operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | 4 differential clock outputs (CLK0A/B, CLK1A/B, CLK2A/B, CLK3A/B); supports 8 single-ended via internal termination |
| Frequency range per output | 0.16–710 MHz (LVPECL), 0.16–350 MHz (LVDS/SSTL/HSTL), 0.16–250 MHz (HCSL), 0.16–200 MHz (CMOS) |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz band, 125 MHz output, 25 MHz refclk) |
| Core supply voltage | 1.8 V (±5%), 2.5 V (±10%), or 3.3 V (±10%) - selectable per design; IDD = 45 mA typ at 100 MHz all outputs |
| Output supply voltage | Independent per driver: 1.5/1.8/2.5/3.3 V (VDDO0–VDDO3); supports mixed-voltage system interfacing |
| Operating temperature | –40 °C to +85 °C ambient; θJA = 37 °C/W (still air) |
| Package | 24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad |
Pinout & Package
SI5334C-B05948-GM is housed in a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5334 family and validated for this variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1 / IN2 | Differential reference input (CLKIN) | Accepts 5–710 MHz AC-coupled differential clock; requires external 100 Ω termination |
| IN3 / IN4 | Single-ended reference input (REFCLKSE) | Supports 5–200 MHz CMOS/SSTL/HSTL; VIH = 0.7×VDD, VIL = 0.3×VDD |
| IN5 / IN6 | Differential feedback input (FDBK/FDBKB) | Enables zero-delay mode; connects to selected output for phase-nullified feedback path |
| CLK0A / CLK0B | Differential output 0 | Factory-configured primary output; supports frequency increment/decrement (1 ppm steps) |
| CLK1A / CLK1B | Differential output 1 | Independently programmable format/voltage/frequency; no freq inc/dec capability |
| CLK2A / CLK2B | Differential output 2 | Same configurability as CLK1; supports phase offset ±45 ns in <20 ps steps |
| CLK3A / CLK3B | Differential output 3 | Final independent output; full format/voltage/frequency/phase control |
| VDD | Core supply | 1.8/2.5/3.3 V power for PLL, MultiSynth, and control logic |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V per output pair; enables mixed-signal interface |
| LOSLOL | Loss-of-signal/loss-of-lock alarm | Open-drain active-low output; asserts within 5 µs on signal loss or PLL unlock |
| OEB | Output enable bar | Active-low global output disable; places all drivers in high-Z state |
| RSVD_GND | Reserved ground | Must be connected to GND; not functional but required for thermal and EMI integrity |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth fractional-N synthesis | Enables any-frequency generation per output with true 0 ppm error and <0.7 ps RMS jitter |
| Independent output configuration | Each of four outputs supports unique format, voltage, frequency, phase offset, and spread spectrum |
| Glitchless frequency tuning | CLK0A/B supports 1 ppm-step, 1.5 MHz update-rate frequency increment/decrement without output disruption |
| PCIe-compliant spread spectrum | SSC available on any 100 MHz output with –0.5% deviation at 30–33 kHz; reduces EMI in host systems |
| Zero-delay mode | External feedback via IN5/IN6 eliminates static phase offset between reference and selected output |
| Pin-controlled operation | No I²C or serial interface required; configuration set at factory and activated on power-up |
Applications
| Ethernet Switch/Routing Timing | PCI Express 3.0 Clocking |
|---|---|
Use Scenario: Synchronizing 10 GbE MAC/PHY layers and switch fabric across multi-lane SerDes interfaces. IC Role / Device Role / Timing Role: Quad-output clock generator providing independent 156.25 MHz (XAUI), 125 MHz (XFI), 100 MHz (PCIe REFCLK), and 25 MHz (management) clocks. Use Value: Eliminates need for multiple discrete oscillators; meets PCIe 3.0 RMS jitter spec (<0.45 ps) and IEEE 802.3ae random jitter limits. |
Use Scenario: Delivering low-jitter reference clocks to CPU, GPU, and peripheral controllers in server/mainboard designs. IC Role / Device Role / Timing Role: Primary PCIe 3.0 REFCLK source with SSC enabled on 100 MHz output to meet FCC Class B emissions. Use Value: Achieves 0.15–0.45 ps RMS jitter (10 kHz–50 MHz) per PCIe 3.0 spec; supports simultaneous 100 MHz REFCLK and 125 MHz secondary clock. |
| Broadcast Video/Audio Timing | FPGA & Processor Clocking |
Use Scenario: Generating SMPTE ST 2082 (12G-SDI) 297 MHz, AES11 48 kHz word clock, HD-SDI 148.5 MHz, and genlock reference in production switchers. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer delivering four precisely phase-aligned video/audio clocks from single crystal. Use Value: Phase adjustment <20 ps steps ensures sub-pixel timing alignment; 0.7 ps RMS jitter prevents bit errors in 12G-SDI serial links. |
Use Scenario: Supplying core, memory, I/O, and debug clocks to Xilinx Versal or Intel Agilex FPGAs in adaptive compute platforms. IC Role / Device Role / Timing Role: Configurable quad-clock source supporting DDR4 (1333 MHz), PCIe (100 MHz), GTY transceivers (322.265625 MHz), and ARM subsystem (500 MHz). Use Value: Independent VDDO per output enables direct interface to 1.2 V DDR4, 1.8 V I/O banks, and 3.3 V peripherals without level shifters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D05948-GM | Higher integration: 8 outputs, dual-loop architecture, I²C programmability, lower jitter (0.35 ps RMS), supports JESD204B deterministic latency | Required for JESD204B subclass 1/2 systems or when >4 outputs needed; adds firmware dependency | Select when deterministic latency, higher channel count, or field reconfiguration is mandatory |
| ICS8430I-01LG | Fixed-frequency quad LVDS generator (100/125/156.25/200 MHz); no frequency synthesis, no phase control, 1.2 ps RMS jitter | Suitable only for static, known-frequency designs (e.g., legacy PCIe 1.1/2.0); no spread spectrum or voltage flexibility | Choose for cost-sensitive, non-synthesizable timing where pin count and BOM simplicity outweigh flexibility |
Compared with Si5332A-D05948-GM, SI5334C-B05948-GM offers simpler pin-control deployment and lower power (45 mA vs. 68 mA), while ICS8430I-01LG trades synthesis capability for lower unit cost and guaranteed fixed-frequency stability - making SI5334C-B05948-GM optimal for field-programmable, multi-protocol timing where jitter, flexibility, and footprint are prioritized.
Availability
SI5334C-B05948-GM is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCIe 3.0 reference clocking, and broadcast video synchronization requiring stable component supply, long-term lifecycle support, and guaranteed factory programming.
Supply support for SI5334C-B05948-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog ICs for infrastructure and high-performance systems.
The Si5334 product line delivers pin-configurable, low-jitter clock generation for multi-protocol digital systems - designed specifically for applications demanding flexible frequency synthesis, mixed-voltage interface, and deterministic phase control without software overhead.
FAQ
What is the factory-programmed configuration of SI5334C-B05948-GM?
The SI5334C-B05948-GM is pre-programmed by Skyworks with a specific frequency plan, output formats, voltage levels, and phase offsets - stored in on-chip OTP memory. Upon power-up, it begins operation immediately without external configuration. The exact settings for SI5334C-B05948-GM are defined in Skyworks' standard frequency plan B05948 and cannot be altered in the field without dedicated programming hardware.
Does SI5334C-B05948-GM support spread spectrum clocking (SSC)?
Yes, SI5334C-B05948-GM supports PCIe-compliant spread spectrum on any output clock operating at exactly 100 MHz with Rn divider = 1. It delivers –0.5% frequency deviation at a modulation rate of 30–33 kHz, reducing electromagnetic interference in host systems without violating PCIe 2.0/3.0 timing budgets.
Can SI5334C-B05948-GM generate 156.25 MHz on all four outputs simultaneously?
Yes, SI5334C-B05948-GM can generate 156.25 MHz on all four differential outputs simultaneously - within its 0.16–350 MHz LVDS/LVPECL range and supported by MultiSynth integer-mode synthesis. Jitter remains at 0.7 ps RMS typical (12 kHz–20 MHz), meeting requirements for 10G Ethernet and CPRI applications.
What is the maximum output frequency supported by SI5334C-B05948-GM in LVPECL format?
SI5334C-B05948-GM supports LVPECL output up to 710 MHz, verified per Table 4 in the datasheet. This applies when the MultiSynth output frequency is configured between Fvco/4 and Fvco/6 (two unique frequencies above Fvco/8), and requires proper termination with 100 Ω differential load and AC coupling.
Is SI5334C-B05948-GM compatible with 1.8 V-only system designs?
Yes, SI5334C-B05948-GM supports full operation with 1.8 V core supply (VDD = 1.71–1.98 V) and independent 1.8 V output supplies (VDDOx). All outputs - including LVDS and HCSL - are specified down to 1.8 V, enabling seamless integration into low-voltage FPGA and ASIC timing architectures.
SI5334C-B05948-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5334C-B05948-GM FAQ
1.How can I place an order for SI5334C-B05948-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5334C-B05948-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5334C-B05948-GM reliable?
The price and inventory of SI5334C-B05948-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5334C-B05948-GM is usually 5 days.
3.What payment methods are accepted for SI5334C-B05948-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5334C-B05948-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5334C-B05948-GM?
SI5334C-B05948-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5334C-B05948-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5334C-B05948-GM?
For technical support, including SI5334C-B05948-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5334C-B05948-GM requirements.
6.How does Aetrix verify that SI5334C-B05948-GM is sourced from the original manufacturer or authorized distributors?
All SI5334C-B05948-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5334C-B05948-GM meets industry standards.
7.What is the process for return or replacement of SI5334C-B05948-GM?
All SI5334C-B05948-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5334C-B05948-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5334C-B05948-GM part is unused and in its original packaging.
Return procedure for SI5334C-B05948-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5334C-B05948-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

