Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5334K-B04796-GMR

Name: SI5334K-B04796-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5334K-B04796-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5334K-B04796-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5334K-B04796-GMR.pdf

Description:: 4-OUTPUT, ANY FREQUENCY(<710MHZ)

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,990

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5334K-B04796-GMR from Skyworks Solutions is a pin-controlled, quad-output any-frequency clock generator with four independently configurable differential clock outputs, 0.7 ps RMS typical phase jitter, 0 ppm frequency accuracy, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL signal formats - deployed in Ethernet switch/router and PCI Express 3.0 timing systems.

For engineers reviewing the SI5334K-B04796-GMR datasheet, SI5334K-B04796-GMR pinout, SI5334K-B04796-GMR application, or SI5334K-B04796-GMR equivalent, key selection criteria include output format flexibility per channel, independent VDDO voltage control (1.5–3.3 V), glitchless 1 ppm frequency increment/decrement on CLK0A/B, and PCIe 2.0-compliant spread spectrum on 100 MHz outputs.

Technical Context

The SI5334K-B04796-GMR implements a fractional-N PLL with integrated VCO and four independent MultiSynth synthesis stages, each supporting non-integer frequency division to generate up to 710 MHz outputs with zero ppm error. Input flexibility includes crystal (8–30 MHz) or differential/SE clock inputs (5–710 MHz).

It features pin-controlled frequency adjustment (1 ppm steps, glitchless, on CLK0A/B only), programmable initial phase offset (±45 ns), and 20 ps phase step resolution. Spread spectrum is enabled only on 100 MHz outputs with Rn divider = 1 and complies with PCI Express 2.0 specifications.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count & type	4 differential clock outputs (CLK0A/B, CLK1A/B, CLK2A/B, CLK3A/B), each independently configurable
Frequency range	0.16–350 MHz (all formats); up to 710 MHz for LVPECL/LVDS with specific constraints
Phase jitter (RMS)	0.7 ps typical (12 kHz–20 MHz), measured at 125 MHz output with 25 MHz reference
Frequency accuracy	True 0 ppm error across all outputs due to MultiSynth fractional synthesis
Supply voltages	Core: 1.8 / 2.5 / 3.3 V; Output buffers: independently selectable 1.5 / 1.8 / 2.5 / 3.3 V per driver
Spread spectrum	PCIe 2.0-compliant on any 100 MHz output when Rn divider = 1
Operating temperature	–40 °C to +85 °C ambient, qualified for industrial and telecom line card environments

Pinout & Package

SI5334K-B04796-GMR is housed in a space-saving 4 mm × 4 mm, 24-pin QFN package with exposed thermal pad (RoHS-compliant, lead-free, halogen-free). Pin assignments are fixed per Skyworks' Si5334 family pinout standard.

Pin/Terminal	Circuit Role	Design Meaning
IN1 / IN2	Differential reference input (P/N)	Accepts AC-coupled differential clock (5–710 MHz) or crystal; internal 10 kΩ termination
IN3 / IN4	Single-ended reference input (P/N)	Supports CMOS/SSTL/HSTL (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A / CLK0B	Differential output 0 (P/N)	Primary channel for pin-controlled frequency increment/decrement (1 ppm steps, glitchless)
CLK1A / CLK1B	Differential output 1 (P/N)	Fully configurable format/voltage; supports phase adjustment (±45 ns, 20 ps steps)
VDDO0–VDDO3	Output buffer supply pins	Independent voltage rails per output pair (1.5/1.8/2.5/3.3 V) enable mixed-signal interface compatibility
OEB	Output enable (active-low)	Hardware-controlled global output disable; high-Z state on all outputs when asserted
LOSLOL	Loss-of-signal/loss-of-lock alarm	Open-drain output asserting within 5 µs of input failure or PLL unlock
VDD	Core supply	Accepts 1.8 V (±10%), 2.5 V (±10%), or 3.3 V (±10%) with 45 mA typical core current

Key Features

Feature	Design Value
MultiSynth synthesis per output	Enables independent, any-frequency generation (0.16–350 MHz) with zero ppm error and <0.7 ps RMS jitter
Pin-controlled frequency tuning	Glitchless 1 ppm step size on CLK0A/B supports real-time margin testing and dynamic frequency adaptation
Per-output voltage control	Four independent VDDO pins allow simultaneous interfacing to 1.8 V FPGA banks and 3.3 V legacy logic
PCIe 2.0 spread spectrum	Integrated SSC on 100 MHz outputs reduces EMI without external components or firmware overhead
Zero-delay mode support	External feedback via FDBK/FDBKB pins enables phase-aligned clock distribution with null propagation delay

Applications

Ethernet Switch/Router Timing	PCI Express 3.0 Clocking
Use Scenario: Synchronizing multi-port 10 GbE PHYs and packet processors in Layer 3 switches with strict skew and jitter requirements. IC Role / Device Role / Timing Role: Primary clock generator delivering four low-jitter, phase-aligned clocks to SERDES lanes and control logic. Use Value: 0.7 ps RMS jitter and ±45 ns programmable phase offset ensure compliance with IEEE 802.3ae jitter budgets and reduce bit error rates.	Use Scenario: Providing reference clocks to PCIe 3.0 root complex and endpoint devices in server backplanes. IC Role / Device Role / Timing Role: Quad-output generator supplying 100 MHz REFCLK to multiple slots with PCIe 2.0-compliant spread spectrum. Use Value: Integrated SSC on 100 MHz outputs meets PCIe EMI limits without requiring external modulation circuitry or layout changes.
Broadcast Video Timing	FPGA Processor Clocking
Use Scenario: Generating synchronized pixel clocks (e.g., 74.25 MHz, 148.5 MHz) and audio sample clocks (48 kHz, 96 kHz) in SDI/HD-SDI encoders. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact SMPTE-standard frequencies from a single crystal reference. Use Value: True 0 ppm accuracy eliminates frame slips and lip-sync drift across multi-channel video/audio pipelines.	Use Scenario: Driving heterogeneous FPGA I/O banks (LVDS, SSTL, HSTL) and core logic with distinct voltage and timing requirements. IC Role / Device Role / Timing Role: Configurable clock source delivering independent frequencies and output voltages to I/O and fabric domains. Use Value: Per-output VDDO control (1.5–3.3 V) and format selection eliminate level-shifters and simplify PCB routing.

Ethernet Switch/Router Timing

PCI Express 3.0 Clocking

Use Scenario: Synchronizing multi-port 10 GbE PHYs and packet processors in Layer 3 switches with strict skew and jitter requirements.

IC Role / Device Role / Timing Role: Primary clock generator delivering four low-jitter, phase-aligned clocks to SERDES lanes and control logic.

Use Value: 0.7 ps RMS jitter and ±45 ns programmable phase offset ensure compliance with IEEE 802.3ae jitter budgets and reduce bit error rates.

Use Scenario: Providing reference clocks to PCIe 3.0 root complex and endpoint devices in server backplanes.

IC Role / Device Role / Timing Role: Quad-output generator supplying 100 MHz REFCLK to multiple slots with PCIe 2.0-compliant spread spectrum.

Use Value: Integrated SSC on 100 MHz outputs meets PCIe EMI limits without requiring external modulation circuitry or layout changes.

Broadcast Video Timing

FPGA Processor Clocking

Use Scenario: Generating synchronized pixel clocks (e.g., 74.25 MHz, 148.5 MHz) and audio sample clocks (48 kHz, 96 kHz) in SDI/HD-SDI encoders.

IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact SMPTE-standard frequencies from a single crystal reference.

Use Value: True 0 ppm accuracy eliminates frame slips and lip-sync drift across multi-channel video/audio pipelines.

Use Scenario: Driving heterogeneous FPGA I/O banks (LVDS, SSTL, HSTL) and core logic with distinct voltage and timing requirements.

IC Role / Device Role / Timing Role: Configurable clock source delivering independent frequencies and output voltages to I/O and fabric domains.

Use Value: Per-output VDDO control (1.5–3.3 V) and format selection eliminate level-shifters and simplify PCB routing.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D06889-GM	Higher integration: 8 outputs, I²C programmability, lower jitter (0.35 ps RMS), but larger 32-QFN package	Required for designs needing >4 outputs or dynamic reconfiguration; not pin-compatible	Select when future scalability or runtime frequency updates are required; SI5334K-B04796-GMR remains optimal for cost-sensitive, pin-controlled 4-output deployments
ICS853S012AKLFT	Fixed-frequency (125 MHz) quad LVDS generator; no frequency synthesis, no spread spectrum, no phase control	Suitable only for static clock trees where all outputs share identical frequency and format	Choose only if design requires minimal BOM count and zero configuration overhead; lacks SI5334K-B04796-GMR's any-frequency flexibility and PCIe SSC

Compared with Si5332A-D06889-GM and ICS853S012AKLFT, SI5334K-B04796-GMR uniquely balances pin-control simplicity, 0 ppm synthesis accuracy, and PCIe-compliant spread spectrum in a compact 24-QFN - making it ideal for fixed-function, high-integrity timing in networking and broadcast hardware.

Availability

SI5334K-B04796-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCI Express 3.0 clocking, and broadcast video synchronization requiring stable component supply and long-term industrial availability.

Supply support for SI5334K-B04796-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5334 product line delivers high-performance, pin-configurable clock generation for applications demanding ultra-low jitter, flexible output formatting, and robust industrial operation - targeting networking, data center, and professional A/V equipment.

FAQ

What is the maximum output frequency supported by SI5334K-B04796-GMR?

The SI5334K-B04796-GMR supports up to 710 MHz on LVPECL/LVDS outputs under specific conditions (e.g., Fvco/4 or Fvco/6 modes), while full any-frequency synthesis is guaranteed up to 350 MHz across all supported formats (LVPECL, LVDS, HCSL, CMOS, SSTL, HSTL). Frequencies above 350 MHz require validation per Skyworks AN360 and device-specific configuration.

Does SI5334K-B04796-GMR support spread spectrum clocking?

Yes, SI5334K-B04796-GMR supports PCIe 2.0-compliant spread spectrum on any output clock operating at exactly 100 MHz, provided the Rn divider is set to 1. The modulation rate is 30–33 kHz with ±0.5% frequency deviation - implemented entirely in hardware without firmware or I²C interaction.

Can SI5334K-B04796-GMR generate different output voltages simultaneously?

Yes, SI5334K-B04796-GMR provides four independent VDDO pins (VDDO0–VDDO3), each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows concurrent LVDS (2.5 V), HCSL (1.8 V), and CMOS (3.3 V) outputs - enabling direct interface to mixed-voltage FPGA I/O banks without external level shifters.

Is SI5334K-B04796-GMR pin-compatible with other Si5334 variants?

Yes, all Si5334 variants - including SI5334K-B04796-GMR - share identical 24-QFN pinout, electrical characteristics, and functional block diagram. Differences lie solely in factory-programmed configuration (e.g., default frequencies, SSC enablement, output formats), not hardware layout or pin function mapping.

What reference inputs does SI5334K-B04796-GMR accept?

SI5334K-B04796-GMR accepts multiple reference sources: an 8–30 MHz fundamental-mode crystal (differential, on-chip load capacitance), or single-ended CMOS/SSTL/HSTL clocks (5–350 MHz) on IN3/IN4, or differential clock inputs (5–710 MHz) on IN1/IN2 or IN5/IN6 - all usable simultaneously with appropriate pin strapping.

SI5334K-B04796-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: -

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5334K-B04796-GMR FAQ

1.How can I place an order for SI5334K-B04796-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5334K-B04796-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5334K-B04796-GMR reliable?

The price and inventory of SI5334K-B04796-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5334K-B04796-GMR is usually 5 days.

3.What payment methods are accepted for SI5334K-B04796-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5334K-B04796-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5334K-B04796-GMR?

SI5334K-B04796-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5334K-B04796-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5334K-B04796-GMR?

For technical support, including SI5334K-B04796-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5334K-B04796-GMR requirements.

6.How does Aetrix verify that SI5334K-B04796-GMR is sourced from the original manufacturer or authorized distributors?

All SI5334K-B04796-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5334K-B04796-GMR meets industry standards.

7.What is the process for return or replacement of SI5334K-B04796-GMR?

All SI5334K-B04796-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5334K-B04796-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5334K-B04796-GMR part is unused and in its original packaging.

Return procedure for SI5334K-B04796-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…