Skyworks Solutions Inc. SI5334K-B04797-GM
- Part No.:
- SI5334K-B04797-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5334K-B04797-GM.pdf
- Description:
- 4-OUTPUT, ANY FREQUENCY(<710MHZ)
- Quantity:
- Payment:

- Shipping:

Inventory:3,001
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5334K-B04797-GM from Skyworks Solutions is a pin-controlled, quad-output any-frequency clock generator with four independently configurable differential clock outputs, 0.7 ps RMS typical phase jitter, factory-programmed configuration, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats up to 710 MHz. It operates from 1.8/2.5/3.3 V core supply and targets high-precision timing in PCIe 3.0, Ethernet switch/router, and broadcast video systems.
For engineers reviewing the SI5334K-B04797-GM datasheet, SI5334K-B04797-GM pinout, SI5334K-B04797-GM application, or SI5334K-B04797-GM equivalent, key selection criteria include its MultiSynth-based zero-ppm frequency synthesis, per-output voltage control (1.5–3.3 V), 20 ps phase adjustment resolution, and PCI Express 2.0-compliant spread spectrum on 100 MHz outputs.
Technical Context
The SI5334K-B04797-GM implements a fractional-N PLL architecture with integrated VCO and four independent MultiSynth synthesis stages, each feeding one of four differential output drivers. Its input stage accepts crystal (8–30 MHz) or differential/single-ended clocks (5–710 MHz), while synthesis supports integer and fractional modes with ≤1 ppb frequency resolution.
Each output driver features independent format selection (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), independent output supply voltage (1.5/1.8/2.5/3.3 V), and programmable phase offset (±45 ns in 20 ps steps). The device includes loss-of-signal (LOSLOL) and loss-of-lock detection, pin-controlled frequency increment/decrement (1 ppm steps, glitchless), and optional zero-delay mode via external feedback.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | 4 differential clock outputs, each independently configurable for frequency, format, and voltage |
| Frequency range | 0.16–710 MHz per output; supports 350 MHz at full flexibility, select frequencies to 710 MHz |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe 3.0 and GbE jitter requirements |
| Frequency accuracy | True 0 ppm error across all outputs due to MultiSynth fractional synthesis |
| Supply voltages | Core: 1.8/2.5/3.3 V; Output buffers: 1.5/1.8/2.5/3.3 V, independently selectable per driver |
| Input reference | Crystal (8–30 MHz) or clock input (5–710 MHz, differential or single-ended) |
| Operating temperature | –40 °C to +85 °C ambient; qualified for industrial embedded and telecom line card use |
Pinout & Package
SI5334K-B04797-GM is housed in a 4 mm × 4 mm, 24-pin QFN package with exposed thermal pad (RoHS-compliant, lead-free). Pin assignments are fixed per the Si5334 family and validated for this variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential clock inputs | Accept 5–710 MHz AC-coupled differential reference; require external 100 Ω termination |
| IN3/IN4 | Single-ended clock inputs | Support CMOS/SSTL/HSTL inputs from 5–350 MHz; DC-coupled, 1.8/2.5/3.3 V tolerant |
| CLK0A/CLK0B – CLK3A/CLK3B | Differential clock outputs | Four independent pairs; each configurable for LVPECL/LVDS/HCSL/CML/SSTL/HSTL |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V rails per output pair; enable mixed-voltage system interfacing |
| VDD | Core supply | 1.8/2.5/3.3 V core power; decoupling required per datasheet layout guidelines |
| LOSLOL | Loss-of-signal/loss-of-lock alarm | Open-drain output asserting within 5 µs of fault; enables system-level monitoring and fail-safe response |
| OEB | Output enable/disable | Active-low control to disable all outputs simultaneously without affecting internal PLL operation |
| RSVD_GND | Reserved ground | Internally connected to die substrate; must be tied to PCB ground plane for thermal and noise integrity |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth frequency synthesis | Enables independent, any-frequency generation per output with zero ppm error and <0.7 ps RMS jitter |
| Per-output voltage control | Allows direct interface to mixed-supply FPGAs, processors, and SerDes without level shifters |
| Pin-controlled phase adjustment | ±45 ns range in 20 ps steps per output-enables precise skew alignment in multi-clock domain systems |
| PCIe 2.0-compliant spread spectrum | Reduces EMI on 100 MHz outputs without violating PCIe jitter compliance limits |
| Factory-programmed configuration | Eliminates boot-time I²C programming; powers up immediately in defined state for deterministic startup |
Applications
| Ethernet Switch/Router Timing | PCI Express 3.0 Clocking |
|---|---|
Use Scenario: Synchronizing multiple 10 GbE PHYs, packet processors, and switch fabric ASICs in carrier-grade routers. IC Role / Device Role / Timing Role: Primary clock source generating independent 156.25 MHz, 125 MHz, and 100 MHz differential clocks with sub-1 ps jitter. Use Value: Enables deterministic packet forwarding by meeting SONET OC-12 (≤1 ps RMS jitter) and IEEE 802.3ae jitter budgets across all lanes. | Use Scenario: Providing reference clocks to PCIe 3.0 root complex, endpoint devices, and retimers in server backplanes. IC Role / Device Role / Timing Role: Quad-output generator delivering 100 MHz HCSL clocks with PCIe 3.0-compliant RMS jitter (≤0.45 ps). Use Value: Guarantees link training success and sustained Gen3 data rates by maintaining <0.5 ps RMS jitter under varying load and temperature. |
| Broadcast Video/Audio Timing | FPGA & Processor Clocking |
Use Scenario: Generating SMPTE ST 2082 (12G-SDI), AES67 audio, and genlock reference clocks in IP-based broadcast infrastructure. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing 270 MHz, 148.5 MHz, and 24.576 MHz outputs from a single 25 MHz crystal. Use Value: Eliminates need for multiple discrete oscillators; maintains frame-accurate synchronization across video/audio processing pipelines. | Use Scenario: Supplying core, memory, and peripheral clocks to Xilinx Kintex/Virtex and Intel Stratix FPGA platforms. IC Role / Device Role / Timing Role: Configurable clock generator delivering 300 MHz LVDS, 100 MHz HSTL, and 50 MHz CMOS clocks from one device. Use Value: Reduces BOM count and board space while enabling dynamic phase alignment between logic and DDR interfaces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D08889-GM | Higher integration: 8 outputs, integrated EEPROM, I²C programmability; 0.5 ps RMS jitter | Requires firmware initialization; better suited for dynamically reconfigurable systems | Select when field-upgradable timing or >4 outputs are needed; not pin-compatible |
| ICS8430I-01T | Fixed-frequency quad LVDS generator; no any-frequency synthesis; 1.2 ps RMS jitter; no spread spectrum | Limited to pre-defined frequencies; no phase/frequency tuning capability | Select only for cost-sensitive, static-clock applications where flexibility is unnecessary |
Compared with Si5332A-D08889-GM and ICS8430I-01T, the SI5334K-B04797-GM delivers optimal balance of factory-programmed simplicity, pin-controlled real-time tuning, and PCIe 2.0-compliant spread spectrum-making it ideal for volume industrial and telecom designs requiring deterministic startup and EMI control without software overhead.
Availability
SI5334K-B04797-GM is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCIe 3.0 clocking, and broadcast video/audio timing requiring stable component supply, long-term lifecycle assurance, and guaranteed traceable sourcing.
Supply support for SI5334K-B04797-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, timing, and precision analog solutions for communications, automotive, and industrial markets.
The Si5334 product line delivers pin-configurable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, and broadcast video-where deterministic startup, frequency flexibility, and EMI reduction are critical.
FAQ
What is the primary function of the SI5334K-B04797-GM in a timing architecture?
The SI5334K-B04797-GM serves as a quad-output, any-frequency clock generator that synthesizes four independent, low-jitter differential clock signals from a single crystal or reference input. Its MultiSynth technology ensures zero ppm frequency error and 0.7 ps RMS jitter, making SI5334K-B04797-GM essential for synchronizing high-speed SerDes lanes, FPGAs, and processors in telecom and datacom systems.
Does the SI5334K-B04797-GM support spread spectrum clocking, and if so, under what conditions?
Yes, the SI5334K-B04797-GM supports PCI Express 2.0-compliant spread spectrum on any output clock operating at exactly 100 MHz with its Rn divider set to 1. The modulation rate is 30–33 kHz with ±0.5% frequency deviation. This feature is enabled via factory programming and cannot be modified in-field, ensuring consistent EMI reduction without runtime configuration overhead for SI5334K-B04797-GM.
Can the SI5334K-B04797-GM generate different output formats simultaneously, such as LVDS and HCSL?
Yes, the SI5334K-B04797-GM supports simultaneous mixed-format outputs: each of its four differential output pairs (CLK0–CLK3) can be independently configured for LVPECL, LVDS, HCSL, CML, SSTL, or HSTL. This allows SI5334K-B04797-GM to drive heterogeneous loads-e.g., an FPGA bank requiring LVDS and a SerDes requiring HCSL-without external level-shifting circuitry.
What is the significance of the "K" suffix in SI5334K-B04797-GM?
The "K" in SI5334K-B04797-GM denotes the specific factory-programmed variant supporting PCI Express 2.0-compliant spread spectrum on 100 MHz outputs. Per Skyworks documentation, SI5334K devices are pre-configured for SSC functionality, whereas other variants (e.g., "D", "G") offer pin-controlled phase or frequency tuning instead. This makes SI5334K-B04797-GM optimized for EMI-sensitive PCIe and Ethernet applications.
How does the SI5334K-B04797-GM handle loss-of-signal detection, and what is the response time?
The SI5334K-B04797-GM monitors input clocks via dedicated LOSLOL circuitry and asserts the open-drain LOSLOL pin within 2.6–5 µs of signal loss. This fast response enables real-time system fault detection and failover triggering. The SI5334K-B04797-GM also provides loss-of-lock detection with 5–10 ms assertion time, allowing robust clock monitoring in mission-critical telecom and industrial timing applications.
SI5334K-B04797-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5334K-B04797-GM FAQ
1.How can I place an order for SI5334K-B04797-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5334K-B04797-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5334K-B04797-GM reliable?
The price and inventory of SI5334K-B04797-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5334K-B04797-GM is usually 5 days.
3.What payment methods are accepted for SI5334K-B04797-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5334K-B04797-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5334K-B04797-GM?
SI5334K-B04797-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5334K-B04797-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5334K-B04797-GM?
For technical support, including SI5334K-B04797-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5334K-B04797-GM requirements.
6.How does Aetrix verify that SI5334K-B04797-GM is sourced from the original manufacturer or authorized distributors?
All SI5334K-B04797-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5334K-B04797-GM meets industry standards.
7.What is the process for return or replacement of SI5334K-B04797-GM?
All SI5334K-B04797-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5334K-B04797-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5334K-B04797-GM part is unused and in its original packaging.
Return procedure for SI5334K-B04797-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5334K-B04797-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

