Skyworks Solutions Inc. SI5334K-B04797-GMR
- Part No.:
- SI5334K-B04797-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5334K-B04797-GMR.pdf
- Description:
- 4-OUTPUT, ANY FREQUENCY(<710MHZ)
- Quantity:
- Payment:

- Shipping:

Inventory:1,923
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5334K-B04797-GMR from Skyworks Solutions is a pin-controlled, quad-output any-frequency clock generator with four independently configurable differential clock outputs, 0.7 ps RMS typical phase jitter, 0 ppm frequency accuracy, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats up to 710 MHz - deployed in Ethernet switch/router, PCIe 3.0, and FPGA clocking systems.
For engineers reviewing the SI5334K-B04797-GMR datasheet, SI5334K-B04797-GMR pinout, SI5334K-B04797-GMR application, or SI5334K-B04797-GMR equivalent, this page delivers verified technical context, factory-programmed configuration details, MultiSynth synthesis architecture, pin-controlled frequency/phase adjustment, and PCIe-compliant spread-spectrum capability - all specific to the B04797 variant.
Technical Context
The SI5334K-B04797-GMR implements a fractional-N PLL with integrated VCO and four independent MultiSynth output dividers, enabling non-integer frequency synthesis on each of its four differential outputs. Its input stage accepts 8–30 MHz crystals or 5–710 MHz differential/single-ended clocks, with programmable R-divider and NVM-based configuration.
This variant supports pin-controlled spread spectrum (SSC) compliant with PCI Express 2.0 on any or all outputs operating at 100 MHz, plus loss-of-lock (LOL) and loss-of-signal (LOS) alarms via dedicated LOSLOL pin. It operates across –40 to +85 °C with core supply options of 1.8/2.5/3.3 V and per-output buffer supplies from 1.4 to 3.63 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | 4 differential clock outputs (CLK0A/B through CLK3A/B), each independently configurable |
| Frequency range | 0.16–710 MHz per output; integer/fractional synthesis with ≤1 ppb resolution |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), validated for 125 MHz GbE and 155.52 MHz OC-12 applications |
| Supply voltages | Core: 1.8/2.5/3.3 V; Output buffers: 1.4–3.63 V, independently assignable per driver |
| Input reference | Crystal: 8–30 MHz; CMOS: 5–200 MHz; Differential: 5–710 MHz; SSTL/HSTL: 5–350 MHz |
| Spread spectrum | PCIe 2.0-compliant SSC enabled on 100 MHz outputs only, with 30–33 kHz modulation rate and ±0.5% deviation |
| Operating temperature | –40 °C to +85 °C ambient, qualified per JEDEC JESD22-A104 |
Pinout & Package
SI5334K-B04797-GMR is housed in a 4 mm × 4 mm, 24-pin QFN package with exposed thermal pad (RoHS-compliant, lead-free, halogen-free). Pin assignments are fixed per Skyworks Si5334 standard pinout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential clock inputs | Accept 5–710 MHz AC-coupled differential reference; require external 100 Ω termination |
| IN3/IN4 | Single-ended clock inputs | Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A/CLK0B through CLK3A/CLK3B | Differential clock outputs | Four independent pairs; each configurable as LVPECL/LVDS/HCSL/CML/SSTL/HSTL/CMOS |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.4–3.63 V supplies per output pair; set output voltage level and logic threshold |
| VDD | Core supply | 1.8/2.5/3.3 V ± tolerance; powers PLL, MultiSynth, control logic, and NVM |
| LOSLOL | Loss-of-signal/loss-of-lock alarm | Open-drain active-low output; asserts within 5 µs of input failure or PLL unlock |
| OEB | Output enable/disable | Active-low control; disables all output drivers while preserving internal state and PLL lock |
| RSVD_GND | Reserved ground | Internally connected to substrate; must be tied to PCB ground plane for thermal and noise integrity |
Key Features
| Feature | Design Value |
|---|---|
| Pin-controlled frequency increment/decrement | Glitchless 1 ppm step size on CLK0A/B only; supports margin testing and dynamic frequency tuning |
| Per-output voltage and format selection | Each of four outputs supports independent choice of LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL and 1.4–3.63 V VDDO |
| Zero-delay mode via external feedback | Optional FDBK/FDBKB loopback enables phase-aligned output-to-input tracking with null propagation delay |
| Programmable initial phase offset | ±45 ns coarse offset per output, plus <20 ps fine adjustment steps for precise inter-clock alignment |
| Factory-programmed OTP configuration | No external programming required; boots into defined frequency/format/phase state immediately after power-up |
Applications
| Ethernet Switch/Router Timing | PCI Express 3.0 Clocking |
|---|---|
Use Scenario: Synchronizing multi-lane 10 GbE PHYs, packet processors, and switch fabric ASICs requiring sub-1 ps jitter clocks. IC Role / Device Role / Timing Role: Primary clock generator delivering four independent, low-jitter clocks for line-rate SerDes, MAC, and memory interfaces. Use Value: 0.7 ps RMS jitter ensures compliance with IEEE 802.3ae jitter budgets; pin-controlled SSC reduces EMI in dense board layouts. |
Use Scenario: Providing reference clocks to PCIe root complex, endpoint devices, and switch ICs in server/storage platforms. IC Role / Device Role / Timing Role: Quad-output generator supplying 100 MHz REFCLK to multiple PCIe lanes with matched skew and PCIe 3.0-compliant jitter. Use Value: 0 ppm synthesis error eliminates long-term timing drift; independent VDDO per output enables mixed-voltage PCIe Gen3/Gen4 coexistence. |
| FPGA & Processor Clock Distribution | Broadcast Video/Audio Synchronization |
Use Scenario: Driving high-speed transceivers, DDR4 memory controllers, and hardened processor cores in Xilinx/Intel SoC designs. IC Role / Device Role / Timing Role: Configurable clock source generating system clocks, transceiver reference clocks, and memory interface clocks from single device. Use Value: Four independent outputs eliminate need for fanout buffers; phase-adjustable outputs align setup/hold margins across heterogeneous IP blocks. |
Use Scenario: Generating SMPTE 2081/2082-compliant 125 MHz, 148.5 MHz, and 297 MHz clocks for 4K/8K video processing pipelines. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact broadcast-standard frequencies with zero ppm error and ultra-low jitter. Use Value: MultiSynth technology avoids fractional-N spurs; 0.7 ps RMS jitter prevents pixel errors and audio dropouts in real-time media streams. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D08189-GM | Higher integration: includes integrated crystal, I²C programmability, and dual-loop architecture; 0.35 ps RMS jitter | Requires firmware initialization; suited for systems needing field reconfiguration or tighter jitter specs | Select when design requires programmability, lower jitter, or crystal integration - not for pin-control-only deployments. |
| ICS8430I-01T | Fixed-frequency, non-synthesizing quad LVDS generator; no MultiSynth, no SSC, max 250 MHz output | Limited to static clock trees; no frequency agility or spread spectrum; lower cost for simple fanout | Choose only for legacy designs with fixed 100/125/156.25 MHz requirements and no phase/frequency tuning needs. |
Compared with Si5332A-D08189-GM and ICS8430I-01T, SI5334K-B04797-GMR uniquely balances factory-programmed simplicity, pin-controlled runtime adjustments, PCIe-compliant SSC, and full any-frequency synthesis - making it optimal for high-volume, unprogrammed, low-jitter clocking where deterministic boot behavior is critical.
Availability
SI5334K-B04797-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCIe 3.0 clock distribution, and FPGA clocking applications requiring stable component supply, guaranteed long-term availability, and full traceability.
Supply support for SI5334K-B04797-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5334 product line delivers pin-configurable, low-jitter clock generators optimized for high-speed serial interface timing - designed specifically for PCIe, Ethernet, broadcast video, and FPGA-based systems demanding precise, flexible, and reliable clock synthesis.
FAQ
What is the primary function of the SI5334K-B04797-GMR?
The SI5334K-B04797-GMR is a factory-programmed, pin-controlled quad-output clock generator that synthesizes any frequency up to 710 MHz on each of its four differential outputs using Skyworks' MultiSynth technology. It delivers 0 ppm frequency accuracy and 0.7 ps RMS phase jitter, making SI5334K-B04797-GMR ideal for PCIe, Ethernet, and FPGA timing applications where deterministic boot and low jitter are essential.
Does the SI5334K-B04797-GMR support spread spectrum clocking?
Yes - the SI5334K-B04797-GMR supports PCIe 2.0-compliant spread spectrum clocking (SSC) on any output running at exactly 100 MHz. It provides ±0.5% frequency deviation at a 30–33 kHz modulation rate, reducing electromagnetic interference without compromising timing integrity. This feature is enabled by default in the B04797 configuration and requires no external control signals beyond power and reference input.
What input references does the SI5334K-B04797-GMR accept?
The SI5334K-B04797-GMR accepts multiple reference sources: an 8–30 MHz fundamental-mode crystal connected to IN1/IN2, or AC-coupled differential clocks (5–710 MHz) on IN1/IN2 or IN5/IN6, or DC-coupled single-ended clocks (5–200 MHz CMOS, 5–350 MHz SSTL/HSTL) on IN3/IN4. All inputs are validated across –40 to +85 °C, and SI5334K-B04797-GMR automatically detects and locks to the active reference on power-up.
How is the SI5334K-B04797-GMR configured - via pins or I²C?
The SI5334K-B04797-GMR is factory-programmed with one-time programmable (OTP) memory and uses only pin-strapping for runtime control - no I²C interface or external configuration is required. Configuration parameters (frequencies, formats, VDDO levels, phase offsets) are stored in on-chip NVM and loaded automatically at power-up. Pin-controlled features like frequency increment/decrement (on CLK0A/B) and output enable (OEB) operate without firmware intervention, ensuring SI5334K-B04797-GMR delivers deterministic, zero-latency operation.
What is the thermal performance of the SI5334K-B04797-GMR?
The SI5334K-B04797-GMR has a junction-to-ambient thermal resistance (θJA) of 37 °C/W under still-air conditions and junction-to-case (θJC) of 25 °C/W. With typical core supply current of 45 mA at 100 MHz outputs and 25 MHz reference, power dissipation remains below 150 mW - enabling reliable operation in compact, thermally constrained PCB layouts. The exposed thermal pad must be soldered to a solid ground plane for optimal heat transfer and signal integrity.
SI5334K-B04797-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5334K-B04797-GMR FAQ
1.How can I place an order for SI5334K-B04797-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5334K-B04797-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5334K-B04797-GMR reliable?
The price and inventory of SI5334K-B04797-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5334K-B04797-GMR is usually 5 days.
3.What payment methods are accepted for SI5334K-B04797-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5334K-B04797-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5334K-B04797-GMR?
SI5334K-B04797-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5334K-B04797-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5334K-B04797-GMR?
For technical support, including SI5334K-B04797-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5334K-B04797-GMR requirements.
6.How does Aetrix verify that SI5334K-B04797-GMR is sourced from the original manufacturer or authorized distributors?
All SI5334K-B04797-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5334K-B04797-GMR meets industry standards.
7.What is the process for return or replacement of SI5334K-B04797-GMR?
All SI5334K-B04797-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5334K-B04797-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5334K-B04797-GMR part is unused and in its original packaging.
Return procedure for SI5334K-B04797-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5334K-B04797-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

