Skyworks Solutions Inc. SI5334K-B04854-GM
- Part No.:
- SI5334K-B04854-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5334K-B04854-GM.pdf
- Description:
- 4-OUTPUT, ANY FREQUENCY(<710MHZ)
- Quantity:
- Payment:

- Shipping:

Inventory:1,893
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5334K-B04854-GM from Skyworks Solutions is a pin-controlled, any-frequency quad clock generator with four independently configurable differential outputs, supporting frequencies up to 710 MHz (select outputs), 0.7 ps RMS typical phase jitter, and zero ppm frequency error via MultiSynth synthesis. It operates from 1.8/2.5/3.3 V core supply and targets PCIe 2.0/3.0 timing, FPGA clocking, and broadcast video systems.
For engineers reviewing the SI5334K-B04854-GM datasheet, SI5334K-B04854-GM pinout, SI5334K-B04854-GM application, or SI5334K-B04854-GM equivalent, key selection considerations include its 4× differential output flexibility, factory-programmed configuration, spread-spectrum support on 100 MHz outputs, and 24-QFN package compatibility with high-density PCB layouts.
Technical Context
The SI5334K-B04854-GM integrates a fractional-N PLL with an on-chip VCO and four independent MultiSynth output dividers, enabling non-integer frequency synthesis per output. Its input stage accepts crystal (8–30 MHz) or differential/single-ended clocks (5–710 MHz), while synthesis stage 2 delivers precise output frequencies with <20 ps phase step resolution.
Each output driver supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with independent VDDO supplies (1.5/1.8/2.5/3.3 V), and the device implements loss-of-lock (LOL) and loss-of-signal (LOS) monitoring via dedicated pins. Spread spectrum is PCI Express 2.0 compliant and enabled only on 100 MHz outputs with Rn divider = 1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Count & Type | 4 differential clock outputs (CLK0A/B, CLK1A/B, CLK2A/B, CLK3A/B); supports mixed single-ended mode up to 8 CMOS outputs |
| Frequency Range | 0.16–710 MHz (LVPECL/LVDS up to 350 MHz; HCSL up to 250 MHz; CMOS up to 200 MHz; SSTL/HSTL up to 350 MHz) |
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), meeting PCIe 3.0 (<0.45 ps RMS) and GbE requirements |
| Core Supply Voltage | 1.8 V (±10%), 2.5 V (±10%), or 3.3 V (±10%) - enables interoperability with diverse SoC/FPGA I/O domains |
| Package | 24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch - optimized for thermal performance (θJA = 37 °C/W) and board space efficiency |
| Operating Temperature | –40 °C to +85 °C ambient - qualified for industrial and telecom line card environments |
| Spread Spectrum | PCIe 2.0-compliant on any 100 MHz output when Rn divider = 1 - reduces EMI without requiring system-level firmware changes |
Pinout & Package
SI5334K-B04854-GM is housed in a 24-lead, 4 mm × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per Skyworks Si5334 family layout and validated for signal integrity in high-speed clock distribution.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential reference inputs | Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination for optimal jitter |
| IN3/IN4 | Single-ended reference inputs | Support 5–200 MHz CMOS/SSTL/HSTL; VIH ≥ 0.7×VDD ensures reliable logic detection |
| CLK0A/CLK0B – CLK3A/CLK3B | Differential clock outputs | Four independent pairs; each configurable for LVPECL/LVDS/HCSL with dedicated VDDOx supply pins |
| VDDO0–VDDO3 | Output buffer supply rails | Enable mixed-voltage operation: each output driver powered separately at 1.5/1.8/2.5/3.3 V |
| VDD | Core supply | Supplies internal PLL, MultiSynth, and control logic; decoupling required per datasheet layout guidelines |
| LOSLOL | Loss-of-signal/loss-of-lock alarm | Open-drain active-low output; asserts within 5 µs of input failure or PLL unlock - used for system fault monitoring |
| OEB | Output enable/disable control | Active-low pin; disables all clock outputs simultaneously without affecting internal PLL operation |
| RSVD_GND | Reserved ground terminal | Internally connected to die substrate; must be tied to PCB ground plane for EMI and thermal performance |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth frequency synthesis | Enables independent, any-frequency generation per output with zero ppm error - eliminates need for multiple crystals or external synthesizers |
| Pin-controlled frequency increment/decrement | Glitchless 1 ppm steps on CLK0A/B only - supports margin testing and dynamic frequency tuning without I²C or register writes |
| Programmable initial phase offset | ±45 ns range with <20 ps resolution - allows precise inter-output skew alignment for multi-lane SerDes or DDR interfaces |
| Independent output voltage per driver | Each VDDOx pin supports 1.5/1.8/2.5/3.3 V - simplifies integration with heterogeneous ASIC/FPGA I/O banks |
| Zero-delay feedback mode | Optional external feedback path (FDBK/FDBKB) nullifies reference-to-output phase delay - critical for deterministic latency in timing-critical systems |
| Loss-of-signal and loss-of-lock detection | Dedicated LOSLOL pin provides sub-10 µs fault indication - enables fail-safe system response in telecom and industrial applications |
Applications
| PCI Express 2.0/3.0 Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe root complexes and endpoints in a server backplane. IC Role / Device Role / Timing Role: Quad clock generator delivering four low-jitter, spread-spectrum-enabled 100 MHz outputs compliant with PCIe 2.0/3.0 jitter masks. Use Value: Meets PCIe 3.0 RMS jitter requirement (<0.45 ps) and eliminates need for discrete spread-spectrum oscillators or external jitter cleaners. |
Use Scenario: Clocking 1 GbE and 10 GbE PHYs, MACs, and packet processors in enterprise switches with strict skew and jitter budgets. IC Role / Device Role / Timing Role: Configurable clock source generating 125 MHz, 156.25 MHz, and 312.5 MHz outputs with matched phase alignment across lanes. Use Value: Independent MultiSynth dividers ensure integer-related frequencies with <100 ps output-to-output skew - critical for multi-port synchronization. |
| Broadcast Video/Audio Timing | FPGA & Processor Clocking |
Use Scenario: Generating SMPTE ST 2082 (12G-SDI) 297 MHz, AES3 48 kHz word clocks, and genlock references in professional video routers. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact broadcast-standard frequencies with zero ppm error and sub-1 ps jitter. Use Value: Eliminates timing drift between video/audio subsystems and avoids frame sync errors caused by crystal aging or temperature drift. |
Use Scenario: Supplying core, I/O, and memory interface clocks to Xilinx Versal or Intel Agilex FPGAs with mixed-voltage I/O banks. IC Role / Device Role / Timing Role: Multi-format clock generator delivering LVDS, HCSL, and SSTL outputs at 100–300 MHz with independent VDDO supplies. Use Value: Reduces BOM count by replacing three separate clock ICs; simplifies power sequencing with single-core supply and per-output rail control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06889-GM | Higher integration: includes integrated crystal, supports up to 12 outputs, lower jitter (0.35 ps RMS), but requires I²C programming | Best suited for new designs needing factory-programmed flexibility and tighter jitter specs; not pin-compatible | Select when system-level jitter budget is <0.4 ps RMS and design allows I²C initialization overhead |
| ICS8430I-01LGIT | Fixed-frequency quad LVDS generator (100/125/156.25/312.5 MHz); no frequency synthesis, no spread spectrum, 1.2 ps RMS jitter | Limited to standard Ethernet/PCIe frequencies; no field-adjustable phase/frequency; simpler layout | Choose for cost-sensitive, fixed-frequency applications where programmability is unnecessary and jitter tolerance >1 ps RMS is acceptable |
Compared with SI5334K-B04854-GM, Si5332A-D06889-GM offers superior jitter and integration but adds complexity and cost, while ICS8430I-01LGIT trades flexibility for simplicity and lower unit price - making SI5334K-B04854-GM the optimal balance of programmability, jitter performance, and pin-control ease for mid-volume industrial designs.
Availability
SI5334K-B04854-GM is available at Aetrix Electronics and suitable for PCIe 3.0 timing, FPGA clocking, and broadcast video applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5334K-B04854-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog technologies.
The Si5334 product line delivers pin-configurable, low-jitter clock generators for high-speed serial interfaces and data-intensive systems - designed specifically for PCIe, Ethernet, broadcast, and telecom infrastructure where deterministic timing and EMI control are critical.
FAQ
What is the primary function of the SI5334K-B04854-GM in a timing architecture?
The SI5334K-B04854-GM serves as a pin-controlled, any-frequency quad clock generator that synthesizes four independent, low-jitter differential clock outputs from a single crystal or reference input. Its MultiSynth technology ensures zero ppm frequency error and 0.7 ps RMS typical phase jitter, making SI5334K-B04854-GM ideal for PCIe, Ethernet, and broadcast timing systems where precision and flexibility are essential.
Does the SI5334K-B04854-GM support spread spectrum clocking, and under what conditions?
Yes, the SI5334K-B04854-GM supports PCI Express 2.0-compliant spread spectrum on any output clock operating at exactly 100 MHz, provided the Rn divider is set to 1. This feature is enabled via factory programming and does not require runtime control - SI5334K-B04854-GM delivers –0.5% frequency deviation at 30–33 kHz modulation rate to reduce EMI without impacting system timing margins.
How many independent output voltage supplies does the SI5334K-B04854-GM support, and why is this important?
The SI5334K-B04854-GM supports four independent output buffer supply pins (VDDO0–VDDO3), each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables simultaneous LVDS, HCSL, and SSTL outputs driving heterogeneous FPGA or ASIC I/O banks - eliminating level-shifter components and simplifying power delivery. SI5334K-B04854-GM's per-output rail control directly supports mixed-voltage system architectures.
Can the SI5334K-B04854-GM generate frequencies above 350 MHz, and if so, which outputs support them?
Yes, the SI5334K-B04854-GM can generate frequencies up to 710 MHz on LVPECL and LVDS outputs, but only for select frequencies (not arbitrary synthesis). Frequencies above 350 MHz require operation in specific MultiSynth modes and are limited to two unique outputs simultaneously (e.g., Fvco/4 and Fvco/6). SI5334K-B04854-GM documentation confirms 367–473.33 MHz and 550–710 MHz ranges apply exclusively to LVPECL/LVDS outputs under defined VCO constraints.
What is the role of the LOSLOL pin on the SI5334K-B04854-GM, and how fast does it respond to input failure?
The LOSLOL pin is an open-drain, active-low alarm indicating loss of input signal (LOS) or PLL lock (LOL). It asserts within 2.6–5 µs of reference clock failure and deasserts within 0.01–1 µs after recovery. This real-time monitoring capability allows system controllers to initiate failover or safe shutdown - SI5334K-B04854-GM's fast LOSLOL response is critical for telecom line cards and industrial PLCs requiring high availability.
SI5334K-B04854-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5334K-B04854-GM FAQ
1.How can I place an order for SI5334K-B04854-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5334K-B04854-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5334K-B04854-GM reliable?
The price and inventory of SI5334K-B04854-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5334K-B04854-GM is usually 5 days.
3.What payment methods are accepted for SI5334K-B04854-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5334K-B04854-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5334K-B04854-GM?
SI5334K-B04854-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5334K-B04854-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5334K-B04854-GM?
For technical support, including SI5334K-B04854-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5334K-B04854-GM requirements.
6.How does Aetrix verify that SI5334K-B04854-GM is sourced from the original manufacturer or authorized distributors?
All SI5334K-B04854-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5334K-B04854-GM meets industry standards.
7.What is the process for return or replacement of SI5334K-B04854-GM?
All SI5334K-B04854-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5334K-B04854-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5334K-B04854-GM part is unused and in its original packaging.
Return procedure for SI5334K-B04854-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5334K-B04854-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

