Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5334M-B04346-GMR

Name: SI5334M-B04346-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5334M-B04346-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5334M-B04346-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5334M-B04346-GMR.pdf

Description:: 4-OUTPUT, ANY FREQUENCY(<200MHZ)

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,304

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5334M-B04346-GMR from Skyworks Solutions is a pin-controlled, quad-output any-frequency clock generator with four independently configurable differential clock outputs. It synthesizes frequencies from 0.16 MHz to 710 MHz per output using MultiSynth fractional-N synthesis, delivers 0.7 ps RMS typical phase jitter, supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats, and operates from 1.8/2.5/3.3 V core and programmable 1.5–3.3 V output supplies. It is deployed in PCIe 3.0 timing, FPGA clocking, and 10 GbE line cards.

For engineers reviewing the SI5334M-B04346-GMR datasheet, SI5334M-B04346-GMR pinout, SI5334M-B04346-GMR application, or SI5334M-B04346-GMR equivalent, key selection considerations include its 24-QFN package, factory-programmed configuration, zero-ppm frequency accuracy across all outputs, independent output voltage per driver, and support for glitchless 1 ppm frequency increment/decrement on CLK0A/B.

Technical Context

The SI5334M-B04346-GMR integrates a fully on-chip fractional-N PLL (phase detector, charge pump, loop filter, VCO, and R/N dividers) followed by four independent MultiSynth output synthesis stages. Each MultiSynth supports integer or fractional division to generate any output frequency up to 350 MHz (or select frequencies to 710 MHz), with <20 ps phase step resolution and ±45 ns programmable initial phase offset.

Input flexibility includes crystal (8–30 MHz), single-ended CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz). Output drivers are individually configurable for format, voltage (1.5/1.8/2.5/3.3 V), and termination; spread spectrum is PCI Express 2.0-compliant and available only on 100 MHz outputs with Rn = 1.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count & type	4 differential clock outputs (CLK0A/B, CLK1A/B, CLK2A/B, CLK3A/B), each independently configurable
Frequency range per output	0.16–350 MHz (all formats); up to 710 MHz for LVPECL/LVDS with specific constraints
Phase jitter (RMS)	0.7 ps typical (12 kHz–20 MHz), measured at 125 MHz output with 25 MHz reference
Frequency accuracy	True 0 ppm error on all outputs via fractional-N synthesis with no rounding error
Supply voltages	Core: 1.8/2.5/3.3 V; Output buffers: independently selectable 1.5/1.8/2.5/3.3 V per driver
Package	24-pin QFN, 4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad
Operating temperature	–40 °C to +85 °C ambient, qualified for industrial applications

Pinout & Package

SI5334M-B04346-GMR is housed in a 24-lead, 4 mm × 4 mm QFN package with wettable flanks and an exposed thermal pad. Pin assignments follow the standard Si5334 top-view layout.

Pin/Terminal	Circuit Role	Design Meaning
IN1 / IN2	Differential reference input pair	Accepts AC-coupled 5–710 MHz differential clock; internal 100 Ω termination option
IN3 / IN4	Single-ended reference inputs	Support CMOS/SSTL/HSTL 5–350 MHz; configurable as primary or secondary reference
IN5 / IN6	Secondary differential reference pair	Enables dual-reference redundancy or failover; same electrical specs as IN1/IN2
CLK0A / CLK0B	Differential output 0	Primary output supporting frequency increment/decrement (1 ppm steps, glitchless)
CLK1A / CLK1B	Differential output 1	Fully configurable format/voltage; supports phase adjustment (±45 ns, <20 ps steps)
CLK2A / CLK2B	Differential output 2	Independent MultiSynth channel; supports spread spectrum when configured at 100 MHz
CLK3A / CLK3B	Differential output 3	Final output channel; identical configurability and performance to CLK0–CLK2
VDD	Core supply	1.8/2.5/3.3 V supply for PLL, logic, and control circuitry
VDDO0–VDDO3	Output buffer supplies	Four independent supplies (1.5/1.8/2.5/3.3 V) enabling mixed-voltage system interfacing
LOSLOL	Loss-of-signal/loss-of-lock alarm	Open-drain output asserting within 5 µs of input failure or PLL unlock
OEB	Output enable bar	Active-low global output disable; synchronous assertion prevents glitches
GND / RSVD_GND	Ground terminals	Multiple dedicated ground pins including exposed pad for thermal and noise integrity

Key Features

Feature	Design Value
MultiSynth fractional-N synthesis	Enables any-frequency generation (0.16–710 MHz) on each output with zero ppm error and 0.7 ps RMS jitter
Independent output voltage per driver	Each of four outputs powered from separate 1.5/1.8/2.5/3.3 V supplies, eliminating level-shifters in mixed-voltage systems
Glitchless frequency increment/decrement	CLK0A/B supports 1 ppm step size, ±350 MHz range, and 1.5 MHz update rate without output interruption
Programmable phase offset & adjustment	±45 ns initial phase offset and real-time <20 ps resolution phase tuning on all four outputs
PCIe 2.0-compliant spread spectrum	Available on any 100 MHz output with Rn = 1; –0.5% deviation at 30–33 kHz modulation rate
Zero-delay mode support	Optional external feedback path (FDBK/FDBKB) enables phase-aligned output-to-input operation for clock forwarding

Applications

PCI Express 3.0 Timing	FPGA & ASIC Clock Distribution
Use Scenario: Providing synchronized, low-jitter reference clocks to PCIe 3.0 root complex and endpoint devices in server backplanes. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent 100 MHz HCSL clocks with <0.45 ps RMS random jitter meeting PCIe 3.0 common-clock jitter compliance. Use Value: Eliminates need for multiple discrete oscillators; ensures deterministic inter-lane skew (<100 ps) and passes Intel Clock Jitter Tool validation.	Use Scenario: Driving heterogeneous clock domains in Xilinx Versal or Intel Agilex FPGAs requiring 100 MHz, 156.25 MHz, 250 MHz, and 312.5 MHz simultaneously. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating precise, phase-aligned clocks for fabric, transceivers, memory interfaces, and peripherals from a single 25 MHz crystal. Use Value: Reduces BOM count and PCB area vs. multiple fixed-frequency oscillators; supports dynamic reconfiguration via pin control without I²C overhead.
10 Gigabit Ethernet Line Cards	Broadcast Video Timing
Use Scenario: Generating 156.25 MHz SerDes reference, 125 MHz PHY clock, 25 MHz management clock, and 10 MHz test clock in telecom line cards. IC Role / Device Role / Timing Role: Low-power (45 mA typ core current), industrial-temp clock generator with loss-of-signal detection for carrier-grade reliability. Use Value: Meets IEEE 802.3ae jitter requirements (TJ < 20 ps pk-pk); LOSLOL alarm enables rapid fault isolation during link training failures.	Use Scenario: Synchronizing SDI video encoders, decoders, and frame synchronizers in broadcast switchers requiring SMPTE 2081-10 compliant 27 MHz, 74.25 MHz, 148.5 MHz, and 297 MHz clocks. IC Role / Device Role / Timing Role: High-precision clock generator with <1 ps RMS period jitter and phase coherence across outputs for genlock stability. Use Value: Enables sub-pixel timing alignment across multi-channel video paths; eliminates frame tearing and audio sync drift in 4K/8K workflows.

PCI Express 3.0 Timing

FPGA & ASIC Clock Distribution

Use Scenario: Providing synchronized, low-jitter reference clocks to PCIe 3.0 root complex and endpoint devices in server backplanes.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent 100 MHz HCSL clocks with <0.45 ps RMS random jitter meeting PCIe 3.0 common-clock jitter compliance.

Use Value: Eliminates need for multiple discrete oscillators; ensures deterministic inter-lane skew (<100 ps) and passes Intel Clock Jitter Tool validation.

Use Scenario: Driving heterogeneous clock domains in Xilinx Versal or Intel Agilex FPGAs requiring 100 MHz, 156.25 MHz, 250 MHz, and 312.5 MHz simultaneously.

IC Role / Device Role / Timing Role: Any-frequency synthesizer generating precise, phase-aligned clocks for fabric, transceivers, memory interfaces, and peripherals from a single 25 MHz crystal.

Use Value: Reduces BOM count and PCB area vs. multiple fixed-frequency oscillators; supports dynamic reconfiguration via pin control without I²C overhead.

10 Gigabit Ethernet Line Cards

Broadcast Video Timing

Use Scenario: Generating 156.25 MHz SerDes reference, 125 MHz PHY clock, 25 MHz management clock, and 10 MHz test clock in telecom line cards.

IC Role / Device Role / Timing Role: Low-power (45 mA typ core current), industrial-temp clock generator with loss-of-signal detection for carrier-grade reliability.

Use Value: Meets IEEE 802.3ae jitter requirements (TJ < 20 ps pk-pk); LOSLOL alarm enables rapid fault isolation during link training failures.

Use Scenario: Synchronizing SDI video encoders, decoders, and frame synchronizers in broadcast switchers requiring SMPTE 2081-10 compliant 27 MHz, 74.25 MHz, 148.5 MHz, and 297 MHz clocks.

IC Role / Device Role / Timing Role: High-precision clock generator with <1 ps RMS period jitter and phase coherence across outputs for genlock stability.

Use Value: Enables sub-pixel timing alignment across multi-channel video paths; eliminates frame tearing and audio sync drift in 4K/8K workflows.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D08189-GM	Higher integration: 8 outputs, integrated EEPROM, I²C programmability; 0.5 ps RMS jitter; 4×4 mm QFN-32	Requires firmware initialization; suited for dynamically reconfigured systems (e.g., software-defined radio)	Select when field reprogramming, more outputs, or tighter jitter (<0.5 ps) are required; not pin-compatible
ICS8430I-01T	Fixed-frequency quad LVDS generator; no fractional synthesis; 1.2 ps RMS jitter; 32-pin TQFP	Limited to pre-defined frequencies (e.g., 100/125/156.25 MHz); no phase/frequency tuning	Select for cost-sensitive, static-clock applications where frequency flexibility is unnecessary and TQFP assembly is preferred

Compared with SI5334M-B04346-GMR, the Si5332A offers greater configurability at higher pin count and cost, while the ICS8430I-01T trades synthesis flexibility for lower unit price and simpler qualification - making SI5334M-B04346-GMR optimal for pin-controlled, any-frequency, industrial-temp designs needing guaranteed 0 ppm accuracy and minimal footprint.

Availability

SI5334M-B04346-GMR is available at Aetrix Electronics and suitable for PCIe 3.0 timing, FPGA clock distribution, and 10 GbE line card applications requiring stable component supply, long-term industrial temperature support, and guaranteed factory-programmed configuration.

Supply support for SI5334M-B04346-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and industrial markets.

The Si5334 family is designed for high-performance, pin-configurable clock generation in space-constrained, jitter-sensitive systems such as networking switches, optical modules, and broadcast equipment - emphasizing zero-ppm accuracy, multi-format output flexibility, and robust industrial operation.

FAQ

What is the factory-programmed configuration of SI5334M-B04346-GMR?

The SI5334M-B04346-GMR is pre-programmed with a specific frequency plan, output formats, voltage settings, and pin-control logic defined at manufacture. It powers up and begins operation immediately without external configuration. The exact configuration (e.g., output frequencies, drive strengths, and phase offsets) is documented in Skyworks' custom frequency plan report for this part number and is immutable after programming.

Does SI5334M-B04346-GMR support spread spectrum clocking (SSC)?

Yes, SI5334M-B04346-GMR supports PCI Express 2.0-compliant spread spectrum on any output clock operating at exactly 100 MHz, provided the Rn divider is set to 1. SSC provides –0.5% frequency deviation at a 30–33 kHz modulation rate and is enabled via factory programming - no runtime control is available on this pin-controlled variant.

Can SI5334M-B04346-GMR generate 710 MHz on all four outputs simultaneously?

No. While SI5334M-B04346-GMR supports up to 710 MHz on individual outputs (LVPECL/LVDS only), it cannot deliver >350 MHz on all four outputs simultaneously. The device's architecture allows only two unique frequencies above Fvco/8 (e.g., Fvco/4 and Fvco/6) concurrently - higher frequencies require integer-related relationships and shared MultiSynth resources.

What is the function of the LOSLOL pin on SI5334M-B04346-GMR?

The LOSLOL pin on SI5334M-B04346-GMR is an open-drain alarm output that asserts low within 5 µs of detecting either loss-of-signal (on any active reference input) or loss-of-lock (PLL unlock). It deasserts within 100 ns to 1 µs after recovery and is used for system-level fault monitoring and automatic failover in telecom and industrial timing applications.

Is SI5334M-B04346-GMR compatible with 1.8 V-only systems?

Yes, SI5334M-B04346-GMR supports 1.8 V core supply (VDD = 1.71–1.98 V) and can power all four output buffers at 1.8 V (VDDO0–VDDO3 = 1.8 V). LVDS outputs operate with 0.8–0.95 V common-mode and 0.25–0.45 VPP swing at 1.8 V, meeting JEDEC standards for low-voltage signaling in power-constrained systems.

SI5334M-B04346-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: -

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5334M-B04346-GMR FAQ

1.How can I place an order for SI5334M-B04346-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5334M-B04346-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5334M-B04346-GMR reliable?

The price and inventory of SI5334M-B04346-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5334M-B04346-GMR is usually 5 days.

3.What payment methods are accepted for SI5334M-B04346-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5334M-B04346-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5334M-B04346-GMR?

SI5334M-B04346-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5334M-B04346-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5334M-B04346-GMR?

For technical support, including SI5334M-B04346-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5334M-B04346-GMR requirements.

6.How does Aetrix verify that SI5334M-B04346-GMR is sourced from the original manufacturer or authorized distributors?

All SI5334M-B04346-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5334M-B04346-GMR meets industry standards.

7.What is the process for return or replacement of SI5334M-B04346-GMR?

All SI5334M-B04346-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5334M-B04346-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5334M-B04346-GMR part is unused and in its original packaging.

Return procedure for SI5334M-B04346-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…