Skyworks Solutions Inc. SI5338A-B01085-GMR
- Part No.:
- SI5338A-B01085-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338A-B01085-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:2,522
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338A-B01085-GMR from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in high-speed serial interface timing applications such as PCIe switch cards and 10 GbE line cards.
For engineers reviewing the SI5338A-B01085-GMR datasheet, SI5338A-B01085-GMR pinout, SI5338A-B01085-GMR application, or SI5338A-B01085-GMR equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage control (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and 24-QFN package compatibility with space-constrained FPGA/ASIC clock trees.
Technical Context
The SI5338A-B01085-GMR implements a two-stage PLL architecture: a high-stability integer-N PLL (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesizers (Stage 2) generating precise output frequencies. Each output driver supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with programmable common-mode voltage and termination.
It features real-time frequency and phase adjustment via dedicated pins (FINC/FDEC, PINC/PDEC) enabling glitchless 1 ppm frequency steps and <20 ps phase steps, plus loss-of-lock and loss-of-signal monitoring via the INTR pin. The device operates from a single 1.8/2.5/3.3 V core supply with 45 mA typical current draw and integrates OTP NVM for factory or field programming.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Count & Type | 4 independent outputs; configurable as differential (LVPECL/LVDS/HCSL/CML) or single-ended (CMOS/SSTL/HSTL) |
| Frequency Range | 0.16–710 MHz per output; supports PCIe Gen4 (100 MHz HCSL), 155.52 MHz OC-12, and 125 MHz GbE |
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen3 SRNS ≤0.32 ps and Gen4 ≤0.45 ps requirements |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply & Power | Single 1.8/2.5/3.3 V core supply; 45 mA typical IDD; independent VDDOx per output (1.4–3.63 V) |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating Temperature | –40 to +85 °C ambient; qualified for industrial and telecom infrastructure use |
Pinout & Package
SI5338A-B01085-GMR is housed in a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated for this variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2 | Differential reference input pair | Accepts 5–710 MHz AC-coupled differential clocks; internal 100 Ω termination enabled |
| IN3, IN4 | Single-ended reference inputs | Support CMOS/SSTL/HSTL (5–350 MHz); VIH/VIL referenced to VDD |
| CLK0A, CLK0B – CLK3A, CLK3B | Differential output pairs | Four independent drivers; each configurable for LVPECL/LVDS/HCSL/CML with selectable VDDOx |
| VDDO0–VDDO3 | Output buffer supply rails | Independent 1.5/1.8/2.5/3.3 V supplies per output bank; enables mixed-voltage system interfacing |
| SCL, SDA | I²C/SMBus configuration interface | Standard 100/400 kHz operation; supports ClockBuilder Pro programming and runtime reconfiguration |
| INTR | Interrupt output | Open-drain status flag for loss-of-lock (LOL) and loss-of-signal (LOS); active-low assertion |
| VDD | Core supply | Single 1.8/2.5/3.3 V supply; PSRR optimized for clean clock generation |
| GND, RSVD_GND | Ground connections | Multiple GND pins including dedicated reserved ground for noise isolation and thermal dissipation |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis engine | Enables true zero-ppm frequency accuracy on all four outputs without external VCXOs or loop filters |
| Independent output voltage per driver | Eliminates level-shifting components when driving mixed-voltage FPGAs, ASICs, or SerDes PHYs |
| Glitchless frequency stepping | Hardware-controlled FINC/FDEC pins allow real-time 1 ppm frequency adjustments without output interruption |
| Programmable spread spectrum | Configurable down-spread (0.5–5.0%) and modulation rate (33–63 kHz) reduces EMI in dense PCB layouts |
| External feedback mode | Supports zero-delay buffer operation by routing CLKOUT back to feedback input, preserving input-to-output phase alignment |
| OTP NVM storage | Retains factory- or user-programmed configuration across power cycles; no external EEPROM required |
Applications
| PCIe Switch Timing | Ethernet Line Card Clocking |
|---|---|
Use Scenario: Providing synchronized 100 MHz HCSL clocks to multiple PCIe Gen3/Gen4 endpoints on a high-density switch ASIC board. IC Role / Device Role / Timing Role: Quad-output clock generator delivering low-jitter, spread-spectrum-enabled reference clocks meeting PCIe SRNS spec. Use Value: Replaces four discrete oscillators; eliminates inter-clock skew; simplifies layout with single-device timing solution. |
Use Scenario: Generating 125 MHz and 156.25 MHz clocks for 10 GbE and 1 GbE PHYs on a telecom line card with shared reference. IC Role / Device Role / Timing Role: Frequency translator and fanout buffer converting a single 25 MHz crystal into multiple Ethernet-compliant rates. Use Value: Achieves <0.7 ps RMS jitter at 125 MHz-well below IEEE 802.3 clause 49 limit of 3.1 ps RMS. |
| Broadcast Video Sync | FPGA-Based Video Processing |
Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) pixel clock and ancillary timing signals (e.g., 148.5 MHz, 74.25 MHz) in 4K/8K video routers. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating exact broadcast-standard frequencies from a single crystal reference. Use Value: Eliminates need for multiple crystals or custom-programmed oscillators; ensures frame-accurate synchronization across signal paths. |
Use Scenario: Supplying programmable clocks to Xilinx Versal or Intel Agilex FPGAs for dynamic reconfiguration of video processing pipelines. IC Role / Device Role / Timing Role: Configurable clock source supporting variable pixel rates (e.g., 75 MHz, 148.5 MHz, 297 MHz) and DDR memory interfaces. Use Value: Enables runtime clock rate changes via I²C without FPGA reconfiguration; supports multi-standard video format switching. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06185-GM | Higher integration: includes integrated crystal; lower jitter (0.35 ps RMS); supports up to 10 outputs | Targeted at ultra-low-jitter applications (e.g., 5G fronthaul, optical transport) requiring tighter phase noise | Select if crystal integration, sub-0.4 ps jitter, or >4 outputs are required; higher cost and larger 32-QFN footprint |
| ICS8430I-01T | Fixed-frequency, non-programmable; 4 LVDS outputs; 1.2 ps RMS jitter; no I²C interface | Used where clock tree is static and design freeze prohibits runtime reconfiguration | Select only for cost-sensitive, fixed-rate applications with no requirement for frequency flexibility or spread spectrum |
Compared with Si5332A-D06185-GM and ICS8430I-01T, the SI5338A-B01085-GMR uniquely balances field-programmability, PCIe Gen4 compliance, and compact 24-QFN packaging-making it optimal for mid-tier networking and broadcast equipment where design iteration and BOM consolidation matter.
Availability
SI5338A-B01085-GMR is available at Aetrix Electronics and suitable for PCIe switch timing, Ethernet line card clocking, broadcast video sync, and FPGA-based video processing requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production lots.
Supply support for SI5338A-B01085-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog ICs for infrastructure, automotive, and mobile markets.
The SI5338A-B01085-GMR belongs to Skyworks' Si5338 family of programmable clock generators, designed specifically for high-speed serial interface timing in datacenter, telecom, and broadcast systems where low jitter, multi-format flexibility, and software-defined configuration are critical.
FAQ
What is the primary function of the SI5338A-B01085-GMR in a PCIe Gen4 system?
The SI5338A-B01085-GMR serves as a common clock source for PCIe Gen4 endpoints, delivering four independent 100 MHz HCSL clocks with ≤0.45 ps RMS jitter (measured per PCIe Base Spec 4.0). Its MultiSynth™ engine ensures zero-ppm frequency accuracy, while spread-spectrum capability reduces EMI without violating PCIe jitter masks. SI5338A-B01085-GMR supports both common clock and SRNS architectures via configurable PLL bandwidth and feedback modes.
Does the SI5338A-B01085-GMR require an external crystal, or can it accept other reference inputs?
The SI5338A-B01085-GMR supports multiple reference sources: an 8–30 MHz fundamental-mode crystal connected to IN1/IN2, or single-ended (IN3/IN4) or differential (IN5/IN6) clock inputs ranging from 5–710 MHz. It does not integrate a crystal; the "B01085" suffix indicates factory-programmed configuration for a specific reference and output set, but the underlying SI5338A die retains full input flexibility.
How many different output voltage levels can be configured simultaneously on the SI5338A-B01085-GMR?
The SI5338A-B01085-GMR supports four independent output supply rails (VDDO0–VDDO3), each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows simultaneous driving of mixed-voltage devices-for example, 1.8 V LVDS SerDes, 2.5 V SSTL memory interfaces, and 3.3 V legacy logic-all from a single SI5338A-B01085-GMR without external level shifters.
Can the SI5338A-B01085-GMR generate frequencies above 350 MHz, and if so, how many outputs support it?
Yes-the SI5338A-B01085-GMR supports frequencies up to 710 MHz on LVPECL/LVDS/CML outputs. However, only two unique frequencies above 350 MHz can be generated simultaneously (Fvco/4 and Fvco/6), as constrained by the VCO operating range and synthesis architecture. All four outputs remain functional, but higher-frequency outputs must share one of those two VCO-derived rates.
Is the SI5338A-B01085-GMR pin-compatible with other Si5338 variants like the SI5338B or SI5338C?
Yes-the SI5338A-B01085-GMR uses the standard 24-QFN package and identical pinout across the entire Si5338A/B/C/D product family. Differences lie in internal OTP programming, supported frequency ranges, and feature enablement (e.g., Si5338C adds additional spread-spectrum options), but PCB layout and soldering are fully interchangeable for drop-in replacement within the same package variant.
SI5338A-B01085-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338A-B01085-GMR FAQ
1.How can I place an order for SI5338A-B01085-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338A-B01085-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338A-B01085-GMR reliable?
The price and inventory of SI5338A-B01085-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B01085-GMR is usually 5 days.
3.What payment methods are accepted for SI5338A-B01085-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B01085-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338A-B01085-GMR?
SI5338A-B01085-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338A-B01085-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338A-B01085-GMR?
For technical support, including SI5338A-B01085-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B01085-GMR requirements.
6.How does Aetrix verify that SI5338A-B01085-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338A-B01085-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B01085-GMR meets industry standards.
7.What is the process for return or replacement of SI5338A-B01085-GMR?
All SI5338A-B01085-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B01085-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338A-B01085-GMR part is unused and in its original packaging.
Return procedure for SI5338A-B01085-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338A-B01085-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

