Skyworks Solutions Inc. SI5338A-B01086-GM
- Part No.:
- SI5338A-B01086-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338A-B01086-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:4,615
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338A-B01086-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338A-B01086-GM datasheet, SI5338A-B01086-GM pinout, SI5338A-B01086-GM application, or SI5338A-B01086-GM equivalent, key selection considerations include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage support (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and I²C/SMBus programmability with ClockBuilder Pro software integration.
Technical Context
The SI5338A-B01086-GM implements a two-stage PLL architecture: a high-stability input stage with selectable reference inputs (crystal: 8–30 MHz; differential: 5–710 MHz), followed by four independent MultiSynth™ fractional-N synthesizers. Each synthesizer drives one of four output drivers with full format flexibility (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL) and per-output supply voltage control (VDDO0–VDDO3).
It supports glitchless frequency increment/decrement in 1 ppm steps and phase adjustment in <20 ps steps per output, with loss-of-lock and loss-of-signal alarms, external feedback for zero-delay mode, and programmable initial phase offset (±45 ns). The device operates from a single 1.8/2.5/3.3 V core supply with 45 mA typical current draw.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | Four differential clock outputs (CLK0A/B through CLK3A/B), each independently configurable |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), meeting PCIe Gen 3 SRNS and Gen 4 Common Clock specs |
| Frequency range per output | 0.16–710 MHz (LVPECL/LVDS); 0.16–250 MHz (HCSL); 0.16–350 MHz (SSTL/HSTL); 0.16–200 MHz (CMOS) |
| Input reference options | External crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply voltages | Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently settable 1.5/1.8/2.5/3.3 V per driver |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating temperature | –40 °C to +85 °C ambient, qualified for industrial and telecom line card environments |
Pinout & Package
SI5338A-B01086-GM is housed in a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with an exposed thermal pad. Pin assignments are fixed per the Si5338 family and verified for this variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2 | Differential reference input pair | Accepts AC-coupled differential clocks up to 710 MHz; internal 100 Ω termination enabled |
| IN3, IN4 | Single-ended reference inputs | Support CMOS/SSTL/HSTL signals (5–350 MHz); VIL = 0.3×VDD, VIH = 0.7×VDD |
| CLK0A, CLK0B – CLK3A, CLK3B | Differential clock outputs | Four independent pairs; each configurable for LVPECL/LVDS/HCSL/CML/SSTL/HSTL formats |
| VDDO0–VDDO3 | Output buffer supply pins | Independent voltage rails per output pair (1.5/1.8/2.5/3.3 V); enable mixed-voltage system interfacing |
| VDD | Core supply | Single 1.8/2.5/3.3 V supply for PLL, logic, and memory; PSRR optimized for noise immunity |
| SCL, SDA | I²C/SMBus interface | Standard two-wire serial bus (up to 400 kHz); supports ClockBuilder Pro programming and runtime reconfiguration |
| INTR | Interrupt output | Open-drain status indicator for loss-of-lock (LOL) and loss-of-signal (LOS) events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis engine | Enables true zero-ppm frequency accuracy on all four outputs with independent fractional-N dividers |
| Per-output voltage control | Each of four output drivers supports independent VDDO (1.5/1.8/2.5/3.3 V), eliminating level-shifter ICs in multi-rail systems |
| Spread-spectrum clocking (SSC) | Configurable on any output: 5–350 MHz frequency range, 0.5–5.0% spread depth, 33–63 kHz modulation rate |
| Glitchless frequency tuning | Hardware-supported frequency increment/decrement in 1 ppm steps without output interruption |
| Programmable phase offset | ±45 ns initial phase adjustment per output with <20 ps step resolution for skew compensation |
| PCIe Gen 1–4 compliance | Fully meets PCIe Gen 1/2/3 Common Clock and Gen 3 SRNS jitter requirements; validated with Intel Clock Jitter Tool |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch Clocking |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric module. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, phase-aligned HCSL clocks with independent SSC control per lane group. Use Value: Meets PCIe Gen 4 Common Clock TJ < 33.6 ps pk-pk and RMS jitter < 0.45 ps, enabling stable 16 GT/s link training without retiming. |
Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1G/10G/25G Ethernet PHYs and MACs on a carrier-grade switch line card. IC Role / Device Role / Timing Role: Any-frequency synthesizer replacing discrete oscillators; outputs configured as LVDS (125 MHz), HCSL (156.25 MHz), and CMOS (312.5 MHz). Use Value: Eliminates four separate crystals and associated layout area; achieves <0.7 ps RMS jitter critical for 25G NRZ eye opening. |
| Broadcast Video Sync Generator | FPGA-Based Telecom Line Card |
Use Scenario: Deriving SMPTE ST 2082 (27 Gbps) pixel clock, AES67 audio reference (48 kHz), and genlock (10 MHz) from a single 27 MHz crystal in broadcast camera processing hardware. IC Role / Device Role / Timing Role: Multi-format clock translator generating LVPECL (27 GHz domain), CMOS (audio), and differential 10 MHz for frame sync. Use Value: Single-chip solution reduces BOM cost and board space vs. discrete PLL + fanout buffers; maintains sub-1 ps RMS jitter across all domains. |
Use Scenario: Supplying 155.52 MHz (OC-3), 622.08 MHz (OC-12), and 1.244 Gbps SerDes reference to FPGA transceivers and DSPs in a CPRI/O-RAN fronthaul line card. IC Role / Device Role / Timing Role: High-precision clock generator with OC-12-compliant jitter (<1 ps RMS) and independent phase alignment for multi-ASIC synchronization. Use Value: Enables deterministic latency across FPGA, RFIC, and baseband processors; supports zero-delay mode via external feedback for strict phase coherency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output programmable clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D05189-GM | Higher integration: includes integrated LDOs, enhanced jitter performance (0.35 ps RMS), and higher max output frequency (1.4 GHz) | Targeted at next-gen 5G infrastructure and AI accelerators requiring ultra-low jitter and >1 GHz synthesis | Select when needing <0.4 ps RMS jitter or integrated power regulation; not drop-in due to different pinout and register map |
| ICS8430I-01T | Fixed-frequency, non-programmable quad LVDS clock generator; no I²C interface or MultiSynth™ flexibility | Used in cost-sensitive, static-clocking applications where frequency agility is unnecessary | Select only for legacy designs locked to fixed frequencies (e.g., 100/125/156.25 MHz); requires redesign for any-frequency needs |
Compared with SI5338A-B01086-GM, Si5332A-D05189-GM delivers superior jitter and higher frequency range but demands PCB redesign and firmware updates, while ICS8430I-01T offers lower unit cost only in static-clock scenarios-neither provides direct pin or functional compatibility.
Availability
SI5338A-B01086-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switch clocking, and broadcast video sync generation requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338A-B01086-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.
The Si5338 product line was designed specifically for high-performance, multi-protocol clock generation in data center switches, telecom line cards, and broadcast equipment-emphasizing jitter performance, configurability, and system-level integration.
FAQ
What is the primary function of the SI5338A-B01086-GM in a timing architecture?
The SI5338A-B01086-GM serves as a programmable quad-output clock generator that synthesizes up to four independent, low-jitter clock signals from a single reference input. Its MultiSynth™ architecture enables precise any-frequency generation (0.16–710 MHz) with 0 ppm accuracy, making it ideal for replacing multiple crystal oscillators in PCIe, Ethernet, and telecom systems. SI5338A-B01086-GM integrates PLL, synthesis, and configurable output drivers in one 4 × 4 mm QFN package.
Does the SI5338A-B01086-GM support PCIe Gen 4 timing requirements?
Yes, the SI5338A-B01086-GM meets PCIe Gen 4 Common Clock specifications with 0.15–0.45 ps RMS jitter (10 kHz–50 MHz) and total jitter <33.6 ps pk-pk, as validated using the Intel Clock Jitter Tool and Skyworks' PCIe Clock Jitter Tool. It supports both Common Clock and Gen 3 SRNS modes, and its 2–5 MHz PLL bandwidth and low-phase-noise VCO ensure compliance across temperature and voltage ranges. SI5338A-B01086-GM is explicitly listed in Skyworks' PCIe Gen 4 timing documentation.
How is the SI5338A-B01086-GM programmed, and what tools are required?
The SI5338A-B01086-GM is programmed via its I²C/SMBus interface (SCL/SDA pins) using Skyworks' ClockBuilder Pro software, which provides GUI-based configuration, real-time jitter simulation, and one-click register file generation. No external hardware programmer is needed-standard I²C master controllers (e.g., MCU, FPGA, or host CPU) can write configuration registers directly. SI5338A-B01086-GM also supports pin-controlled frequency/phase adjustments (PINC/FDEC) for dynamic runtime tuning without I²C traffic.
Can the SI5338A-B01086-GM generate different output formats simultaneously?
Yes, the SI5338A-B01086-GM supports simultaneous mixed-format outputs: for example, CLK0A/B as LVPECL (100 MHz), CLK1A/B as LVDS (125 MHz), CLK2A/B as HCSL (156.25 MHz), and CLK3A/B as CMOS (312.5 MHz)-each with independent VDDO supply voltage (1.5/1.8/2.5/3.3 V). This eliminates external level translators and simplifies multi-ASIC interface design. SI5338A-B01086-GM's per-output format and voltage control is confirmed in Tables 6 and 7 of the official datasheet.
What is the thermal performance and power consumption of the SI5338A-B01086-GM?
The SI5338A-B01086-GM draws 45 mA typical core supply current (at 100 MHz on all outputs, 25 MHz refclk) and features a θJA of 37 °C/W (still air), enabling reliable operation up to +85 °C ambient without forced airflow. Its 4 × 4 mm QFN package includes an exposed thermal pad for efficient heat dissipation. Power consumption scales with output frequency and format-e.g., LVPECL at 710 MHz draws up to 30 mA per buffer, while CMOS at 200 MHz draws 13–18 mA depending on VDDO. SI5338A-B01086-GM's thermal characteristics are fully specified in Table 4 of the datasheet.
SI5338A-B01086-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338A-B01086-GM FAQ
1.How can I place an order for SI5338A-B01086-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338A-B01086-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338A-B01086-GM reliable?
The price and inventory of SI5338A-B01086-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B01086-GM is usually 5 days.
3.What payment methods are accepted for SI5338A-B01086-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B01086-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338A-B01086-GM?
SI5338A-B01086-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338A-B01086-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338A-B01086-GM?
For technical support, including SI5338A-B01086-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B01086-GM requirements.
6.How does Aetrix verify that SI5338A-B01086-GM is sourced from the original manufacturer or authorized distributors?
All SI5338A-B01086-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B01086-GM meets industry standards.
7.What is the process for return or replacement of SI5338A-B01086-GM?
All SI5338A-B01086-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B01086-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338A-B01086-GM part is unused and in its original packaging.
Return procedure for SI5338A-B01086-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338A-B01086-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

