Skyworks Solutions Inc. SI5338A-B01392-GM
- Part No.:
- SI5338A-B01392-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338A-B01392-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:3,839
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338A-B01392-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338A-B01392-GM datasheet, SI5338A-B01392-GM pinout, SI5338A-B01392-GM application, or SI5338A-B01392-GM equivalent, key selection criteria include PCIe Gen 4 jitter compliance (0.15–0.45 ps RMS), independent output voltage per driver (1.5/1.8/2.5/3.3 V), MultiSynth™ frequency synthesis resolution (1 ppb), spread-spectrum control (0.5–5.0% deviation), and loss-of-lock/loss-of-signal alarm support.
Technical Context
The SI5338A-B01392-GM implements a two-stage synthesis architecture: a PLL-based Stage 1 (with 1.6 MHz loop bandwidth) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N dividers in Stage 2. Each output driver supports format-selectable signaling (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL) and programmable output voltage.
It features pin-controlled or I²C-driven glitchless frequency increment/decrement in 1 ppm steps, <20 ps phase step accuracy, and configurable spread spectrum on any output (33–63 kHz modulation rate, 0.5–5.0% spread). External feedback mode enables zero-delay operation, while dedicated INTR pin reports loss-of-lock and loss-of-signal events.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 common clock jitter spec (≤0.45 ps RMS). |
| Output Count & Flexibility | Four independent outputs: up to 4 differential (LVPECL/LVDS/HCSL/CML) or 8 single-ended (CMOS/SSTL/HSTL), or mixed configuration. |
| Frequency Range | 0.16–710 MHz per output; supports >350 MHz outputs only at Fvco/4 and Fvco/6 (max two unique high-frequency outputs). |
| Input Reference Support | External crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz). |
| Supply & Power | 1.8/2.5/3.3 V core (±10%), 1.4–3.63 V per output bank; 45 mA typical core current at 100 MHz on all outputs. |
| Operating Temperature | –40 °C to +85 °C ambient; qualified for industrial and telecom line card environments. |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, moisture sensitivity level 3. |
Pinout & Package
The SI5338A-B01392-GM is housed in a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed across the Si5338 family and validated per Skyworks document Rev. 1.6 (August 2021), page 33.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential clock inputs | Accept AC-coupled differential reference (5–710 MHz); require external 100 Ω termination. |
| IN3, IN4 | Single-ended clock inputs | Support CMOS/SSTL/HSTL (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD. |
| CLK0A–CLK3B | Differential output pairs | Four fully independent output drivers; each pair supports LVPECL/LVDS/HCSL/CML formats. |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V supply per output bank; enables mixed-voltage signaling. |
| VDD | Core supply | Single 1.8/2.5/3.3 V supply for PLL, MultiSynth, and control logic; PSRR optimized. |
| SCL, SDA | I²C/SMBus interface | Standard 100/400 kHz operation; supports ClockBuilder Pro programming and runtime reconfiguration. |
| INTR | Interrupt output | Open-drain status indicator for loss-of-lock (LOL) and loss-of-signal (LOS) alarms. |
| GND, RSVD_GND | Ground terminals | Eight GND pins including dedicated reserved ground; critical for low-jitter performance and EMI control. |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enabling true zero-ppm frequency accuracy on all outputs simultaneously. |
| PCIe Gen 4 compliance | Meets PCIe Base Spec 4.0 rev. 0.5 jitter requirements (0.15–0.45 ps RMS) in common clock mode with 2–5 MHz PLL bandwidth. |
| Glitchless frequency tuning | Pin- or I²C-controlled frequency increment/decrement in 1 ppm steps without output interruption. |
| Programmable phase offset | ±45 ns initial phase adjustment per output with <20 ps step resolution for skew management in multi-lane systems. |
| Spread-spectrum clocking | Configurable on any output: 5–350 MHz range, 0.5–5.0% spread, 33–63 kHz modulation rate-reduces EMI peak emissions. |
| Zero-delay mode | Enabled via external feedback path; eliminates propagation delay between input and output clocks for synchronous buffering. |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a data center top-of-rack switch. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter clocks with matched phase alignment for SerDes lanes. Use Value: Enables full Gen 4 compliance (≤0.45 ps RMS jitter) across all switch ports while eliminating discrete oscillator count and board space. |
Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs and packet processors in carrier-grade Ethernet routers. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer replacing multiple crystals and supporting mixed-rate Ethernet interfaces from a single reference. Use Value: Reduces BOM count by 4× vs. discrete oscillators and supports dynamic frequency switching for multi-rate port provisioning. |
| Broadcast Video Timing | FPGA Processor Clocking |
Use Scenario: Delivering SMPTE ST 2082 (28.63636 GHz derived) and ST 2081 (59.94 Hz frame sync) clocks to video encoder/decoder FPGAs in broadcast production gear. IC Role / Device Role / Timing Role: High-precision frequency translator generating exact video standard frequencies from a single 25 MHz crystal. Use Value: Achieves <1 ppb synthesis resolution and sub-10 ps cycle-cycle jitter required for uncompressed 4K/8K video transport. |
Use Scenario: Supplying 300 MHz system clock, 200 MHz DDR4 memory clock, 100 MHz PCIe reference, and 50 MHz debug clock to Xilinx Versal ACAP in AI inference edge server. IC Role / Device Role / Timing Role: Configurable quad clock source with independent voltage per output (1.8 V for DDR4, 1.0 V for core, etc.) and format flexibility. Use Value: Eliminates need for separate clock buffers and level translators; simplifies power domain partitioning and layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06889-GM | Higher integration: 8 outputs, integrated LDOs, lower jitter (0.35 ps RMS), supports JESD204B deterministic latency. | Targeted at JESD204B ADC/DAC timing and multi-ASIC synchronization where deterministic phase alignment is mandatory. | Select when needing >4 outputs, sub-0.4 ps jitter, or JESD204B compliance; requires different PCB layout and ClockBuilder configuration. |
| ICS853S01AGI-01LFT | Fixed-function 4-output LVDS clock fanout buffer; no frequency synthesis, no I²C, no spread spectrum; 0.9 ps RMS jitter. | Used only as a passive clock distributor where input frequency matches all required outputs exactly. | Select only for simple fanout applications with static frequencies; not suitable for PCIe Gen 4 synthesis or flexible voltage/format needs. |
Compared with Si5332A-D06889-GM and ICS853S01AGI-01LFT, the SI5338A-B01392-GM uniquely balances programmability, PCIe Gen 4 compliance, and compact 4×4 mm footprint-making it optimal for cost-sensitive, space-constrained designs requiring field-upgradable timing without over-specifying integration.
Availability
SI5338A-B01392-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet routing infrastructure, and broadcast video equipment requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338A-B01392-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog ICs for infrastructure, automotive, and mobile markets.
The Si5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-enabling system architects to consolidate timing functions and reduce design complexity.
FAQ
What is the maximum output frequency supported by the SI5338A-B01392-GM?
The SI5338A-B01392-GM supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS. However, only two unique frequencies above 350 MHz can be generated simultaneously-specifically Fvco/4 and Fvco/6-as confirmed in Table 6 Note 6 of the Skyworks Rev. 1.6 datasheet.
Does the SI5338A-B01392-GM meet PCIe Gen 4 jitter specifications?
Yes, the SI5338A-B01392-GM meets PCIe Gen 4 common clock jitter requirements: 0.15–0.45 ps RMS (10 kHz–50 MHz band) with PLL bandwidth set to 2–5 MHz and CDR at 10 MHz, as verified in Table 12 of the Skyworks Rev. 1.6 datasheet and validated using the Skyworks PCIe Clock Jitter Tool.
Can the SI5338A-B01392-GM generate different output voltages on each channel?
Yes-the SI5338A-B01392-GM provides independent VDDO0–VDDO3 supplies, allowing each of its four output banks to operate at 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables simultaneous LVDS (2.5 V), HCSL (1.8 V), and CMOS (3.3 V) signaling without external level shifters.
How is the SI5338A-B01392-GM programmed and configured?
The SI5338A-B01392-GM is programmed via its I²C/SMBus-compatible interface using Skyworks' ClockBuilder Pro software, which auto-generates register maps, validates configurations, and exports .c files for embedded initialization. Configuration persists in on-chip OTP NVM after power cycle.
What alarm functions does the SI5338A-B01392-GM provide?
The SI5338A-B01392-GM provides dedicated loss-of-lock (LOL) and loss-of-signal (LOS) detection with configurable thresholds, reported through the open-drain INTR pin. Detection times are 5–10 ms for LOL and 2.6–5 µs for LOS, as specified in Table 5 of the Skyworks Rev. 1.6 datasheet.
SI5338A-B01392-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338A-B01392-GM FAQ
1.How can I place an order for SI5338A-B01392-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338A-B01392-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338A-B01392-GM reliable?
The price and inventory of SI5338A-B01392-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B01392-GM is usually 5 days.
3.What payment methods are accepted for SI5338A-B01392-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B01392-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338A-B01392-GM?
SI5338A-B01392-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338A-B01392-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338A-B01392-GM?
For technical support, including SI5338A-B01392-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B01392-GM requirements.
6.How does Aetrix verify that SI5338A-B01392-GM is sourced from the original manufacturer or authorized distributors?
All SI5338A-B01392-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B01392-GM meets industry standards.
7.What is the process for return or replacement of SI5338A-B01392-GM?
All SI5338A-B01392-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B01392-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338A-B01392-GM part is unused and in its original packaging.
Return procedure for SI5338A-B01392-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338A-B01392-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

