Skyworks Solutions Inc. SI5338A-B01392-GMR
- Part No.:
- SI5338A-B01392-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338A-B01392-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:4,543
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338A-B01392-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338A-B01392-GMR datasheet, SI5338A-B01392-GMR pinout, SI5338A-B01392-GMR application, or SI5338A-B01392-GMR equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage control (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and I²C/SMBus programmability with ClockBuilder Pro support.
Technical Context
The SI5338A-B01392-GMR implements a two-stage PLL architecture: a high-stability integer-N PLL (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesizers (Stage 2) generating outputs with 1 ppb frequency resolution. Each output driver supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats.
It features independent phase adjustment (<20 ps step accuracy), glitchless frequency increment/decrement (1 ppm steps), loss-of-lock and loss-of-signal alarms, and external feedback mode for zero-delay operation. The device uses on-chip OTP NVM for configuration storage and supports both I²C register access and pin-controlled real-time tuning.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps - meets PCIe Gen 3 SRNS and GbE jitter requirements at 125 MHz output |
| Output Frequency Range | 0.16–710 MHz - supports PCIe, Ethernet, Fibre Channel, and broadcast video timing |
| Input Reference Support | 8–30 MHz crystal, 5–710 MHz differential - enables flexible system clock tree design |
| Output Voltage Per Driver | 1.5 / 1.8 / 2.5 / 3.3 V - allows direct interfacing with mixed-voltage FPGAs and processors |
| Supply Current (Core) | 45 mA typ - low power consumption suitable for thermally constrained embedded systems |
| Operating Temperature | –40 to +85 °C - qualified for industrial and telecom line card environments |
| Package | 24-pin QFN, 4 × 4 mm - space-efficient footprint compatible with high-density PCB layouts |
Pinout & Package
The SI5338A-B01392-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin functions are validated per Skyworks Rev. 1.6 datasheet (pages 33–37).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential input pairs | Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination |
| IN3/IN4 | Single-ended input pins | Support 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL with internal biasing |
| CLK0A/CLK0B–CLK3A/CLK3B | Differential output pairs | Four independent output drivers; each configurable as LVPECL/LVDS/HCSL/CML |
| VDDO0–VDDO3 | Output buffer supply rails | Independent 1.4–3.63 V supplies per output bank enable mixed-signal level translation |
| SCL/SDA | I²C interface | Standard SMBus-compatible 100/400 kHz control bus; supports ClockBuilder Pro programming |
| INTR | Interrupt output | Open-drain status indicator for loss-of-lock and loss-of-signal events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Enables independent, zero-ppm-accuracy frequency generation on all four outputs without external crystals |
| PCIe Gen 3 SRNS compliance | Meets <0.32 ps RMS jitter requirement under separate reference no-spread conditions for Gen 3 root complex timing |
| Independent phase adjustment | Sub-20 ps step resolution per output allows precise skew management across multi-lane interfaces like PCIe or DDR |
| Spread-spectrum clocking | Configurable 0.5–5.0% down-spread at 33–63 kHz modulation rate reduces EMI in dense PCBs |
| External feedback mode | Supports zero-delay operation for clock forwarding applications such as repeater or fanout buffers |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric module. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter HCSL clocks with matched phase alignment. Use Value: Eliminates need for four discrete oscillators while meeting PCIe Gen 4 common clock jitter spec (<0.45 ps RMS) and enabling board-level skew control. | Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs and packet processor interfaces in a carrier-grade router. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing exact Ethernet-standard frequencies from a single 25 MHz crystal. Use Value: Reduces BOM count and layout complexity versus fixed-frequency oscillators; supports IEEE 802.3 clause 48 jitter compliance. |
| Broadcast Video Timing | FPGA Processor Clocking |
Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) pixel clock and ancillary timing signals to UHD video encoder/decoder SoCs in broadcast infrastructure. IC Role / Device Role / Timing Role: High-precision clock source generating 270 MHz, 540 MHz, and 720 MHz outputs with sub-1 ps jitter. Use Value: Ensures bit-error-free transmission over SDI links by meeting SMPTE RP184 jitter limits (≤1.5 UI pk-pk). | Use Scenario: Supplying core, memory, and peripheral clocks to Xilinx Versal or Intel Agilex FPGAs in adaptive compute acceleration platforms. IC Role / Device Role / Timing Role: Configurable clock generator supporting mixed-voltage domains (1.0 V core, 1.2 V memory, 1.8 V I/O) via independent VDDO rails. Use Value: Enables single-device clock tree with dynamic frequency scaling and phase alignment across clock domains. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B01389-GM | Same Si5338A die, different factory-programmed configuration (B01389 vs B01392); identical pinout and electrical specs | Pre-configured for alternate default output frequencies and drive strengths | Select B01389 if factory defaults match target system's unprogrammed boot behavior |
| LMK04832RHAT | Two PLLs + eight outputs; higher power (120 mA), larger 48-QFN package; supports JESD204B deterministic latency | Targeted at RF/data converter timing where deterministic delay and multi-device synchronization are required | Choose LMK04832RHAT only when JESD204B TIES or dual-loop holdover is mandatory |
Compared with Si5338A-B01389-GM, SI5338A-B01392-GMR offers identical hardware but distinct factory OTP settings-making it ideal for systems requiring specific pre-boot clock outputs. Against LMK04832RHAT, SI5338A-B01392-GMR provides lower power, smaller footprint, and simpler I²C-only configuration at the expense of JESD204B support and deterministic latency features.
Availability
SI5338A-B01392-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching/routing, and broadcast video timing requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338A-B01392-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5338 product line delivers highly configurable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-where precise frequency synthesis and phase control are critical.
FAQ
What is the primary function of the SI5338A-B01392-GMR in a timing architecture?
The SI5338A-B01392-GMR serves as an I²C-programmable quad clock generator that synthesizes up to four independent, low-jitter output frequencies from a single input reference. Its MultiSynth™ technology enables true zero-ppm accuracy across all outputs, making it ideal for replacing multiple crystal oscillators in PCIe, Ethernet, and FPGA-based systems. SI5338A-B01392-GMR supports differential (LVDS/LVPECL/HCSL) and single-ended (CMOS/SSTL) formats with independent voltage control per output bank.
Does the SI5338A-B01392-GMR support PCIe Gen 4 timing requirements?
Yes, the SI5338A-B01392-GMR meets PCIe Gen 4 Common Clock jitter specifications with ≤0.45 ps RMS (10 kHz–50 MHz) when configured per Skyworks' recommended settings. It is explicitly validated for PCIe Gen 4 compliance in the datasheet (Table 12), supporting both common clock and SRNS modes. SI5338A-B01392-GMR achieves this using its high-bandwidth PLL (1.6–4 MHz loop bandwidth) and low-noise MultiSynth™ synthesis stage.
Can the SI5338A-B01392-GMR generate non-integer-related output frequencies simultaneously?
Yes, the SI5338A-B01392-GMR supports fully independent frequency synthesis on all four outputs, including non-integer-related frequencies. Each MultiSynth™ output operates with 1 ppb resolution and can be set to arbitrary values within its supported range (e.g., 100.123456 MHz and 156.789012 MHz simultaneously). This capability is enabled by its fractional-N architecture and per-output R-divider bypass, confirmed in Section 3.3 of the datasheet.
How is the SI5338A-B01392-GMR programmed and configured?
The SI5338A-B01392-GMR is programmed via an I²C/SMBus-compatible serial interface operating at up to 400 kHz. Configuration is simplified using Skyworks' ClockBuilder Pro software, which generates custom configuration files and supports real-time register read/write. SI5338A-B01392-GMR stores settings in on-chip OTP memory, enabling autonomous operation after power-up without host intervention.
What thermal and power specifications apply to the SI5338A-B01392-GMR?
The SI5338A-B01392-GMR has a typical core supply current of 45 mA at 100 MHz output and 25 MHz reference, with thermal resistance θJA = 37 °C/W (still air). It operates across –40 to +85 °C and supports 1.8 V, 2.5 V, or 3.3 V core supply voltages. SI5338A-B01392-GMR's 4 × 4 mm QFN package includes an exposed thermal pad for enhanced heat dissipation in compact designs.
SI5338A-B01392-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338A-B01392-GMR FAQ
1.How can I place an order for SI5338A-B01392-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338A-B01392-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338A-B01392-GMR reliable?
The price and inventory of SI5338A-B01392-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B01392-GMR is usually 5 days.
3.What payment methods are accepted for SI5338A-B01392-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B01392-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338A-B01392-GMR?
SI5338A-B01392-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338A-B01392-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338A-B01392-GMR?
For technical support, including SI5338A-B01392-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B01392-GMR requirements.
6.How does Aetrix verify that SI5338A-B01392-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338A-B01392-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B01392-GMR meets industry standards.
7.What is the process for return or replacement of SI5338A-B01392-GMR?
All SI5338A-B01392-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B01392-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338A-B01392-GMR part is unused and in its original packaging.
Return procedure for SI5338A-B01392-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338A-B01392-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

