Skyworks Solutions Inc. SI5338A-B01604-GM
- Part No.:
- SI5338A-B01604-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338A-B01604-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:1,747
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338A-B01604-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independent differential output drivers, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats across 0.16–710 MHz. It replaces up to four crystal oscillators in high-speed serial interface timing applications such as PCIe root complexes and FPGA clock trees.
For engineers reviewing the SI5338A-B01604-GM datasheet, SI5338A-B01604-GM pinout, SI5338A-B01604-GM application, or SI5338A-B01604-GM equivalent, key selection criteria include its MultiSynth™ fractional-N synthesis architecture, per-output voltage configurability (1.5/1.8/2.5/3.3 V), independent phase/frequency adjustment (±45 ns / 1 ppm steps), and 24-pin 4×4 mm QFN package with integrated loss-of-lock and loss-of-signal alarms.
Technical Context
The SI5338A-B01604-GM implements a two-stage PLL architecture: a high-stability reference PLL (Stage 1) locks to one of six input sources (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesis blocks (Stage 2) each driving a configurable output buffer. Each MultiSynth supports integer or fractional mode operation with <1 ppb frequency resolution and programmable initial phase offset (–45 to +45 ns).
Its output stage provides per-driver supply voltage selection (VDDO0–VDDO3), format flexibility (LVPECL up to 710 MHz, LVDS up to 350 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz), and hardware- or I²C-triggered glitchless frequency increment/decrement (667 ns update time >18 MHz). Spread spectrum clocking is supported on any output (0.5–5.0% spread, 33–63 kHz modulation rate).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS & Gen 4 common clock jitter requirements |
| Output Frequency Range | 0.16–710 MHz per channel; supports simultaneous dual frequencies >350 MHz (Fvco/4 & Fvco/6 only) |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply Voltages | Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V |
| Temperature Range | –40 °C to +85 °C; qualified for industrial and telecom line card environments |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, moisture-sensitive level 3 |
| Power Consumption | 45 mA typical core current at 100 MHz on all outputs with 25 MHz reference |
Pinout & Package
SI5338A-B01604-GM uses a 24-pin QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5338 family: IN1/IN2 (differential ref 1), IN3/IN4 (single-ended ref 2), IN5/IN6 (differential ref 3), CLK0A/CLK0B through CLK3A/CLK3B (four differential output pairs), VDDO0–VDDO3 (independent output supply pins), VDD (core supply), SCL/SDA (I²C interface), INTR (interrupt output), and RSVD_GND (reserved ground).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2 | Differential reference input 1 | Accepts 5–710 MHz AC-coupled differential clock; internal 100 Ω termination enabled |
| CLK0A, CLK0B | Differential output 0 pair | Configurable format (LVPECL/LVDS/HCSL/CML); voltage set by VDDO0 |
| VDDO0 | Output buffer supply 0 | Independent 1.5/1.8/2.5/3.3 V supply for CLK0A/CLK0B driver stage |
| SCL, SDA | I²C serial interface | SMBus-compatible 100/400 kHz operation; supports ClockBuilder Pro programming |
| INTR | Interrupt output | Open-drain status signal indicating loss-of-lock or loss-of-signal events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enabling true zero-ppm accuracy on all outputs |
| Per-output voltage control | VDDO0–VDDO3 allow mixed-voltage system interfacing (e.g., 1.8 V FPGA + 3.3 V PHY) |
| Glitchless frequency tuning | Hardware-controlled frequency increment/decrement in 1 ppm steps without output interruption |
| Programmable phase offset | ±45 ns adjustment per output with <20 ps step resolution for skew compensation |
| Spread spectrum clocking | Configurable on any output: 0.5–5.0% spread depth, 33–63 kHz modulation rate |
| Status monitoring | Dedicated INTR pin reports loss-of-lock and loss-of-signal conditions with sub-10 ms detection latency |
Applications
| PCIe Gen 4 Root Complex | Ethernet Switch Timing |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 endpoints and switch fabric in a 1U server motherboard. IC Role / Device Role / Timing Role: Quad-output clock generator delivering PCIe-compliant common clock with <0.45 ps RMS jitter and SRNS compliance. Use Value: Eliminates four discrete oscillators while meeting Intel's Gen 4 jitter mask and enabling deterministic inter-lane skew control via per-output phase tuning. |
Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 10GbE PHYs, packet processors, and SerDes in a modular Ethernet switch. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer supporting mixed-rate Ethernet interfaces with independent output formatting. Use Value: Reduces BOM count by consolidating clocks for multi-rate PHYs and enables dynamic frequency scaling during link training via I²C. |
| FPGA-Based Video Processing | Telecom Line Card Synchronization |
Use Scenario: Supplying pixel clock (148.5 MHz), reference clock (156.25 MHz), and DDR memory clock (400 MHz) to a broadcast-grade video encoder FPGA. IC Role / Device Role / Timing Role: Configurable quad clock source with LVDS and HCSL outputs driving FPGA banks and external memory interfaces. Use Value: Single-chip solution eliminates timing skew between video pipeline stages and supports frame-accurate phase alignment across domains. |
Use Scenario: Delivering E1/T1 framing clocks (2.048/1.544 MHz), SONET OC-3/12 rates (155.52/622.08 MHz), and processor clocks in a carrier-grade line card. IC Role / Device Role / Timing Role: High-stability clock generator with crystal input and low-jitter synthesis for telecom synchronization standards. Use Value: Meets ITU-T G.823/G.824 wander and jitter requirements while enabling flexible clock tree reconfiguration via field-upgradable firmware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B01605-GM | Same silicon; differs only in factory-programmed configuration (different default output frequencies and I²C address) | Pre-configured for alternate reference input (IN3 instead of IN1) and different output frequency set | Select when requiring identical performance with preloaded settings matching legacy board designs |
| LMK04832RHAR | Two PLLs (jitter cleaner + synthesizer), higher power (90 mA), larger 48-pin WQFN package | Better suited for ultra-low-jitter cleaning (<0.1 ps RMS) rather than pure synthesis; requires external VCXO | Choose when input reference jitter exceeds 1 ps RMS and system-level jitter budget demands cleaning before synthesis |
Compared with SI5338A-B01604-GM, the Si5338A-B01605-GM offers identical electrical performance but reduces startup configuration time via factory programming, while the LMK04832RHAR trades integration density and power efficiency for superior jitter cleaning capability-making it appropriate only when input reference quality is insufficient for direct MultiSynth™ use.
Availability
SI5338A-B01604-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 server platforms, multi-rate Ethernet switching infrastructure, and FPGA-based broadcast video equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5338A-B01604-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for wireless, broadband, automotive, and industrial markets.
The Si5338 product line delivers highly configurable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and telecom systems-enabling system architects to replace multiple discrete oscillators with a single programmable device.
FAQ
What is the primary function of the SI5338A-B01604-GM in a timing architecture?
The SI5338A-B01604-GM serves as an I²C-programmable quad clock generator that synthesizes four independent, low-jitter output clocks from a single reference input. Its MultiSynth™ architecture enables precise frequency generation (0.16–710 MHz) with 0 ppm error, making it ideal for replacing multiple crystal oscillators in PCIe, Ethernet, and FPGA-based systems. SI5338A-B01604-GM integrates PLL-based synthesis, configurable output drivers, and real-time frequency/phase tuning-all in a compact 4×4 mm QFN package.
Does the SI5338A-B01604-GM support PCIe Gen 4 timing requirements?
Yes, the SI5338A-B01604-GM meets PCIe Gen 4 common clock jitter specifications with ≤0.45 ps RMS (12 kHz–20 MHz) when configured per Skyworks' recommended settings. It is explicitly listed as PCIe Gen 1/2/3/4 Common Clock and Gen 3 SRNS compliant in its official documentation. SI5338A-B01604-GM achieves this using its low-noise MultiSynth™ synthesis engine, optimized loop bandwidth (2–5 MHz), and differential output support (HCSL/LVDS) required for Gen 4 compliance.
How many reference inputs does the SI5338A-B01604-GM support, and what types are accepted?
The SI5338A-B01604-GM supports up to six reference inputs: two differential pairs (IN1/IN2 and IN5/IN6), two single-ended pins (IN3 and IN4), and two additional differential inputs (IN5/IN6 used as second differential pair). Accepted signal types include external crystals (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential (5–710 MHz). SI5338A-B01604-GM automatically detects and selects among these based on configuration registers.
Can output voltage levels be configured independently for each clock channel on the SI5338A-B01604-GM?
Yes, the SI5338A-B01604-GM provides independent output supply pins VDDO0 through VDDO3, allowing each of the four differential output pairs (CLK0A/B through CLK3A/B) to operate at 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables direct interfacing with mixed-voltage devices-for example, driving a 1.8 V FPGA bank and a 3.3 V Ethernet PHY simultaneously. SI5338A-B01604-GM maintains full specification compliance across all supported VDDO levels.
What software tools are available to configure the SI5338A-B01604-GM?
Skyworks' ClockBuilder Pro software is the official configuration tool for the SI5338A-B01604-GM. It provides graphical interface-based setup of output frequencies, formats, voltages, spread spectrum parameters, and I²C addresses, then generates register maps and configuration files. SI5338A-B01604-GM also supports in-system programming via standard I²C commands, and Skyworks offers the PCIe Clock Jitter Tool for validation against Intel's jitter compliance masks.
SI5338A-B01604-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338A-B01604-GM FAQ
1.How can I place an order for SI5338A-B01604-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338A-B01604-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338A-B01604-GM reliable?
The price and inventory of SI5338A-B01604-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B01604-GM is usually 5 days.
3.What payment methods are accepted for SI5338A-B01604-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B01604-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338A-B01604-GM?
SI5338A-B01604-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338A-B01604-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338A-B01604-GM?
For technical support, including SI5338A-B01604-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B01604-GM requirements.
6.How does Aetrix verify that SI5338A-B01604-GM is sourced from the original manufacturer or authorized distributors?
All SI5338A-B01604-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B01604-GM meets industry standards.
7.What is the process for return or replacement of SI5338A-B01604-GM?
All SI5338A-B01604-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B01604-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338A-B01604-GM part is unused and in its original packaging.
Return procedure for SI5338A-B01604-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338A-B01604-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

