Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338A-B04406-GMR

Name: SI5338A-B04406-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338A-B04406-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338A-B04406-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338A-B04406-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,744

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338A-B04406-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independent differential output drivers, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats across 0.16–710 MHz. It replaces up to four crystal oscillators in Ethernet switch/router and FPGA clocking systems.

For engineers reviewing the SI5338A-B04406-GMR datasheet, SI5338A-B04406-GMR pinout, SI5338A-B04406-GMR application, or SI5338A-B04406-GMR equivalent, key selection criteria include PCIe Gen 4 jitter compliance (0.15–0.45 ps RMS), independent per-output voltage control (1.5/1.8/2.5/3.3 V), MultiSynth™ fractional synthesis resolution (1 ppb), spread-spectrum capability (0.5–5.0% deviation), and 24-QFN package compatibility with 4 × 4 mm PCB footprint.

Technical Context

The SI5338A-B04406-GMR implements a two-stage PLL architecture: Stage 1 uses a high-frequency VCO with programmable N-divider for reference multiplication; Stage 2 employs four independent MultiSynth™ fractional-N synthesizers per output, enabling zero-ppm accuracy and glitchless frequency adjustment in 1 ppm steps. Each output supports independent format, voltage, phase offset (±45 ns), and spread-spectrum modulation.

Input flexibility includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references. Loss-of-lock and loss-of-signal alarms, I²C/SMBus interface, and OTP-based configuration storage enable robust system timing control in industrial and telecom applications.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typ (12 kHz–20 MHz); meets PCIe Gen 4 common clock jitter spec (0.15–0.45 ps RMS)
Output Count & Type	4 differential outputs (CLK0A/B to CLK3A/B); supports LVPECL/LVDS/HCSL/CML/SSTL/HSTL/CMOS
Frequency Range	0.16–710 MHz per output; integer/fractional synthesis with 1 ppb resolution
Supply Voltages	Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, moisture-sensitive level 3
Operating Temp	–40 °C to +85 °C; qualified per industrial temperature grade requirements
PCIe Compliance	Gen 1/2/3/4 Common Clock and Gen 3 SRNS compliant; validated with Intel Clock Jitter Tool

Pinout & Package

SI5338A-B04406-GMR is housed in a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments follow standard Si5338 top-view layout: IN1/IN2 (differential ref 1), IN3/IN4 (single-ended ref), IN5/IN6 (differential ref 2), CLK0A–CLK3B (four differential output pairs), VDD/VDDOx (core and output supply pins), SCL/SDA/INTR (I²C interface and interrupt), and GND/RSVD_GND.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential reference input 1	Accepts 5–710 MHz AC-coupled differential clock; requires external 100 Ω termination
IN3, IN4	Single-ended reference input	Supports 5–200 MHz CMOS-level input; VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A, CLK0B – CLK3A, CLK3B	Differential clock outputs	Four independent output pairs; each configurable for LVPECL/LVDS/HCSL/CML with per-pin VDDO
VDDO0–VDDO3	Output buffer supply	Independent 1.5/1.8/2.5/3.3 V supplies per output bank; enables mixed-voltage system interfacing
SCL, SDA	I²C serial interface	SMBus-compatible; supports standard/fast-mode (100/400 kHz); used for configuration and status readback
INTR	Interrupt output	Open-drain active-low signal indicating loss-of-lock or loss-of-signal events

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enable any-frequency generation (0.16–710 MHz) with true zero-ppm accuracy on all outputs
Glitchless frequency tuning	Independent frequency increment/decrement via pin or I²C in 1 ppm steps without output interruption
Per-output phase control	Programmable initial phase offset (±45 ns) and fine phase adjustment (<20 ps step resolution) per driver
Configurable spread spectrum	On any output: 0.5–5.0% spread, 33–63 kHz modulation rate, selectable center/down-spread mode
Flexible reference inputs	Supports crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential (5–710 MHz) sources

Applications

Ethernet Switch/Router Timing	PCIe Gen 4 System Clocking
Use Scenario: High-density 10 GbE/25 GbE switching fabric requiring low-jitter, multi-frequency clocks for SerDes lanes and management processors. IC Role / Device Role / Timing Role: Quad clock generator providing synchronized 156.25 MHz (XAUI), 125 MHz (GbE), 100 MHz (PCIe), and 25 MHz (management) outputs from single device. Use Value: Eliminates four discrete oscillators; reduces board area by >60%; maintains PCIe Gen 4 jitter compliance (≤0.45 ps RMS) across all outputs.	Use Scenario: Server motherboard with dual CPU sockets, multiple PCIe Gen 4 x16 slots, and integrated CXL memory controllers. IC Role / Device Role / Timing Role: Common clock source delivering 100 MHz PCIe reference to all slots and CPUs while supporting separate 100 MHz CXL reference with independent phase alignment. Use Value: Meets PCIe Gen 4 SRNS jitter spec (0.11–0.32 ps RMS); enables deterministic inter-slot skew control via per-output phase tuning.
Broadcast Video/Audio Sync	FPGA-Based Protocol Converter
Use Scenario: SMPTE 2110 IP media gateway synchronizing video (27 MHz), audio (48 kHz derived), ancillary data (74.25 MHz), and genlock (10 MHz) domains. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating exact SMPTE-aligned frequencies from single 10 MHz OCXO reference. Use Value: Achieves <10 ps cycle-cycle jitter on all outputs; supports frame-accurate lip-sync via programmable sub-nanosecond phase offsets.	Use Scenario: Industrial protocol converter bridging Modbus RTU (1.8432 MHz), CAN FD (80 MHz), EtherCAT (100 MHz), and Gigabit Ethernet (125 MHz). IC Role / Device Role / Timing Role: Configurable clock source adapting legacy and modern interface timing requirements within single FPGA I/O bank. Use Value: Enables mixed-voltage operation (1.8 V CAN FD, 3.3 V Modbus) via independent VDDO per output; eliminates external level translators.

Ethernet Switch/Router Timing

PCIe Gen 4 System Clocking

Use Scenario: High-density 10 GbE/25 GbE switching fabric requiring low-jitter, multi-frequency clocks for SerDes lanes and management processors.

IC Role / Device Role / Timing Role: Quad clock generator providing synchronized 156.25 MHz (XAUI), 125 MHz (GbE), 100 MHz (PCIe), and 25 MHz (management) outputs from single device.

Use Value: Eliminates four discrete oscillators; reduces board area by >60%; maintains PCIe Gen 4 jitter compliance (≤0.45 ps RMS) across all outputs.

Use Scenario: Server motherboard with dual CPU sockets, multiple PCIe Gen 4 x16 slots, and integrated CXL memory controllers.

IC Role / Device Role / Timing Role: Common clock source delivering 100 MHz PCIe reference to all slots and CPUs while supporting separate 100 MHz CXL reference with independent phase alignment.

Use Value: Meets PCIe Gen 4 SRNS jitter spec (0.11–0.32 ps RMS); enables deterministic inter-slot skew control via per-output phase tuning.

Broadcast Video/Audio Sync

FPGA-Based Protocol Converter

Use Scenario: SMPTE 2110 IP media gateway synchronizing video (27 MHz), audio (48 kHz derived), ancillary data (74.25 MHz), and genlock (10 MHz) domains.

IC Role / Device Role / Timing Role: Any-frequency synthesizer generating exact SMPTE-aligned frequencies from single 10 MHz OCXO reference.

Use Value: Achieves <10 ps cycle-cycle jitter on all outputs; supports frame-accurate lip-sync via programmable sub-nanosecond phase offsets.

Use Scenario: Industrial protocol converter bridging Modbus RTU (1.8432 MHz), CAN FD (80 MHz), EtherCAT (100 MHz), and Gigabit Ethernet (125 MHz).

IC Role / Device Role / Timing Role: Configurable clock source adapting legacy and modern interface timing requirements within single FPGA I/O bank.

Use Value: Enables mixed-voltage operation (1.8 V CAN FD, 3.3 V Modbus) via independent VDDO per output; eliminates external level translators.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B04405-GM	Same silicon, different factory-programmed configuration; supports identical frequency ranges and jitter specs but preloaded with alternate default register map	Targets PCIe Gen 3-only systems; lacks Gen 4-specific calibration settings and default SSC parameters optimized for 100 MHz Gen 4 reference	Select when Gen 4 compliance is not required and factory-programmed simplicity is preferred over field reprogrammability
ICS853S01AG-01T	Fixed-frequency 4-output LVDS generator (100/125/156.25/200 MHz only); no I²C programming; 1.2 ps RMS jitter; 32-QFN package	Limited to predefined frequencies; no spread spectrum, phase tuning, or voltage flexibility; suitable only for static clock trees	Choose for cost-sensitive, non-reconfigurable designs where frequency agility and jitter margin are secondary to BOM simplification

Compared with SI5338A-B04405-GM and ICS853S01AG-01T, the SI5338A-B04406-GMR provides field-programmable any-frequency synthesis, PCIe Gen 4 compliance, and per-output voltage/phase control-enabling one device to replace multiple fixed oscillators while supporting evolving system timing requirements.

Availability

SI5338A-B04406-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCIe Gen 4 system clocking, broadcast video/audio synchronization, and FPGA-based protocol conversion requiring stable component supply and long-term design-in support.

Supply support for SI5338A-B04406-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with broad portfolio coverage and high-reliability manufacturing.

The SI5338 product line delivers programmable, low-jitter clock generation for high-speed digital systems including datacenter interconnects, telecom infrastructure, and broadcast equipment-designed to replace multiple discrete oscillators with a single configurable IC.

FAQ

What is the maximum output frequency supported by the SI5338A-B04406-GMR?

The SI5338A-B04406-GMR supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS outputs. Frequencies above 350 MHz are limited to two unique values simultaneously (Fvco/4 and Fvco/6) per the device's synthesis architecture. All outputs maintain 0.7 ps RMS typical phase jitter within their respective format limits.

Does the SI5338A-B04406-GMR support PCIe Gen 4 Common Clock compliance?

Yes, the SI5338A-B04406-GMR is explicitly validated for PCIe Gen 4 Common Clock compliance with 0.15–0.45 ps RMS jitter (12 kHz–20 MHz) using a 100 MHz HCSL output and specified PLL bandwidth (2–4 or 2–5 MHz). This compliance is confirmed in Skyworks' AN562 and measured with the Intel Clock Jitter Tool v1.6.4.

Can the SI5338A-B04406-GMR generate different output voltages on each channel?

Yes, the SI5338A-B04406-GMR provides independent VDDO0–VDDO3 supply pins, allowing each of its four output banks to be powered at 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables direct interfacing with mixed-voltage components (e.g., 1.8 V FPGA I/O, 3.3 V microcontroller, 2.5 V SerDes) without external level shifters.

How is the SI5338A-B04406-GMR programmed and configured?

The SI5338A-B04406-GMR is programmed via its I²C/SMBus-compatible serial interface (SCL/SDA pins) using Skyworks' ClockBuilder Pro software. Configuration includes output format, frequency, voltage, phase offset, spread-spectrum parameters, and alarm thresholds. Factory OTP programming is also available, but field reconfiguration remains fully supported.

What reference inputs does the SI5338A-B04406-GMR accept?

The SI5338A-B04406-GMR accepts six reference inputs: two differential pairs (IN1/IN2, IN5/IN6) for 5–710 MHz; two single-ended pins (IN3, IN4) for 5–200 MHz CMOS; and on-chip crystal oscillator support for 8–30 MHz crystals. Input flexibility allows use with OCXOs, TCXOs, or system-derived clocks without external conditioning.

SI5338A-B04406-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338A-B04406-GMR FAQ

1.How can I place an order for SI5338A-B04406-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338A-B04406-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338A-B04406-GMR reliable?

The price and inventory of SI5338A-B04406-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B04406-GMR is usually 5 days.

3.What payment methods are accepted for SI5338A-B04406-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B04406-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338A-B04406-GMR?

SI5338A-B04406-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338A-B04406-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338A-B04406-GMR?

For technical support, including SI5338A-B04406-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B04406-GMR requirements.

6.How does Aetrix verify that SI5338A-B04406-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338A-B04406-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B04406-GMR meets industry standards.

7.What is the process for return or replacement of SI5338A-B04406-GMR?

All SI5338A-B04406-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B04406-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338A-B04406-GMR part is unused and in its original packaging.

Return procedure for SI5338A-B04406-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…