Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338A-B04523-GMR

Name: SI5338A-B04523-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338A-B04523-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338A-B04523-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338A-B04523-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,010

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338A-B04523-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 and SRNS compliance, and MultiSynth™ frequency synthesis supporting 0.16–710 MHz output ranges across LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338A-B04523-GMR datasheet, SI5338A-B04523-GMR pinout, SI5338A-B04523-GMR application, or SI5338A-B04523-GMR equivalent, key selection criteria include PCIe Gen 4 common-clock jitter (0.15–0.45 ps RMS), independent per-output voltage control (1.5/1.8/2.5/3.3 V), 24-QFN package compatibility, and I²C/SMBus programmability with ClockBuilder Pro support.

Technical Context

The SI5338A-B04523-GMR implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesizers, each driving a configurable output buffer. Its input supports eight clock sources - including 8–30 MHz crystals, 5–200 MHz CMOS, and 5–710 MHz differential inputs - enabling flexible system-level clock tree design.

Each of the four output drivers supports independent frequency, format, voltage, phase offset (±45 ns), and spread-spectrum modulation (0.5–5.0% at 33–63 kHz). The device operates across –40 to +85 °C with core supply options of 1.8 V, 2.5 V, or 3.3 V and delivers <100 ps output-to-output skew under matched conditions.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 common-clock spec (≤0.45 ps RMS).
Output Frequency Range	0.16–710 MHz per channel; supports integer/fractional synthesis with 1 ppb resolution.
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz).
Output Formats	LVPECL, LVDS, HCSL, CML, CMOS, SSTL, HSTL - all independently selectable per channel.
Supply Voltages	Core: 1.8/2.5/3.3 V; Output buffers: 1.5/1.8/2.5/3.3 V - enables mixed-voltage system interfacing.
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch - compatible with standard high-density PCB layouts.
Operating Temperature	–40 to +85 °C - qualified for industrial and telecom infrastructure environments.

Pinout & Package

SI5338A-B04523-GMR uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated in Skyworks Rev. 1.6 datasheet (pages 33–37).

Pin/Terminal	Circuit Role	Design Meaning
IN1/IN2, IN5/IN6	Differential clock inputs	Accept 5–710 MHz AC-coupled differential references; require external 100 Ω termination.
IN3/IN4	Single-ended clock inputs	Support 5–200 MHz CMOS; tolerate VDD+10% swing and operate down to 1 MHz in buffer mode.
CLK0A/CLK0B–CLK3A/CLK3B	Differential output pairs	Four independent differential outputs; each pair configurable for LVPECL/LVDS/HCSL/CML.
VDDO0–VDDO3	Output buffer supplies	Independent 1.5/1.8/2.5/3.3 V rails per output bank - enables mixed-signal voltage domain interfacing.
SCL/SDA	I²C/SMBus interface	Standard 100/400 kHz operation; supports ClockBuilder Pro programming and runtime reconfiguration.
INTR	Interrupt output	Open-drain status signal indicating loss-of-lock or loss-of-signal events.

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enable zero-ppm accuracy on any output frequency between 0.16–710 MHz.
PCIe Gen 4 compliance	Meets Common Clock jitter spec (0.15–0.45 ps RMS) and SRNS requirements without external filtering.
Per-output voltage control	Each output bank powered by dedicated VDDOx rail - eliminates level-shifter ICs in multi-voltage FPGA/ASIC designs.
Glitchless frequency tuning	Independent ±1 ppm step increment/decrement via pin or I²C - enables dynamic clock rate adaptation without output interruption.
Programmable phase offset	±45 ns adjustment in <20 ps steps per output - supports precise skew alignment in SerDes lanes and DDR interfaces.
Spread-spectrum modulation	Configurable SSC on any output (0.5–5.0% spread, 33–63 kHz rate) - reduces EMI peak emissions in dense board layouts.

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch Clocking
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric card. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, phase-aligned clocks with independent SSC control per port. Use Value: Enables full Gen 4 link training and stable 16 GT/s operation while meeting PCIe jitter budgets without discrete filters or layout tuning.	Use Scenario: Generating 156.25 MHz, 312.5 MHz, and 625 MHz clocks for 1G/10G/25G Ethernet PHYs and MACs on a carrier-grade switch line card. IC Role / Device Role / Timing Role: Any-frequency synthesizer replacing multiple XO-based solutions with one programmable device. Use Value: Reduces BOM count by 3× and supports field-upgradable clock rates via I²C without hardware change.
FPGA/ASIC Processor Clocking	Broadcast Video Synchronization
Use Scenario: Supplying 200 MHz system clock, 100 MHz DDR4 interface clock, 500 MHz transceiver reference, and 25 MHz debug clock to a Xilinx Versal ACAP. IC Role / Device Role / Timing Role: Configurable quad clock source with independent voltage rails and format selection per output. Use Value: Eliminates need for separate LVDS, HCSL, and CMOS clock ICs - simplifies power delivery and routing.	Use Scenario: Distributing SMPTE ST 2059-2 compliant 27 MHz, 74.25 MHz, and 148.5 MHz video reference clocks across a broadcast router with sub-20 ps skew. IC Role / Device Role / Timing Role: Low-phase-noise clock generator with programmable initial phase offset and tight inter-channel skew control. Use Value: Ensures frame-accurate genlock across multiple video processing paths without external delay calibration.

PCIe Gen 4 Switch Timing

Ethernet Switch Clocking

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric card.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, phase-aligned clocks with independent SSC control per port.

Use Value: Enables full Gen 4 link training and stable 16 GT/s operation while meeting PCIe jitter budgets without discrete filters or layout tuning.

Use Scenario: Generating 156.25 MHz, 312.5 MHz, and 625 MHz clocks for 1G/10G/25G Ethernet PHYs and MACs on a carrier-grade switch line card.

IC Role / Device Role / Timing Role: Any-frequency synthesizer replacing multiple XO-based solutions with one programmable device.

Use Value: Reduces BOM count by 3× and supports field-upgradable clock rates via I²C without hardware change.

FPGA/ASIC Processor Clocking

Broadcast Video Synchronization

Use Scenario: Supplying 200 MHz system clock, 100 MHz DDR4 interface clock, 500 MHz transceiver reference, and 25 MHz debug clock to a Xilinx Versal ACAP.

IC Role / Device Role / Timing Role: Configurable quad clock source with independent voltage rails and format selection per output.

Use Value: Eliminates need for separate LVDS, HCSL, and CMOS clock ICs - simplifies power delivery and routing.

Use Scenario: Distributing SMPTE ST 2059-2 compliant 27 MHz, 74.25 MHz, and 148.5 MHz video reference clocks across a broadcast router with sub-20 ps skew.

IC Role / Device Role / Timing Role: Low-phase-noise clock generator with programmable initial phase offset and tight inter-channel skew control.

Use Value: Ensures frame-accurate genlock across multiple video processing paths without external delay calibration.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D08589-GM	Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), supports up to 12 outputs via fanout.	Targeted at space-constrained systems requiring ultra-low jitter and reduced external components.	Choose when crystal integration and sub-0.4 ps jitter are required; not pin-compatible with SI5338A-B04523-GMR.
ICS853S02IAGLF	Fixed-frequency, non-programmable quad LVDS clock generator; no I²C interface or MultiSynth capability.	Limited to static clock trees where frequencies never change post-production.	Choose only for cost-sensitive, unchanging clock requirements; lacks frequency flexibility and PCIe Gen 4 compliance.

Compared with Si5332A-D08589-GM and ICS853S02IAGLF, SI5338A-B04523-GMR uniquely balances field-programmability, PCIe Gen 4 readiness, and 24-QFN footprint - making it optimal for mid-complexity systems requiring reconfigurable timing without crystal integration overhead.

Availability

SI5338A-B04523-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switch clocking, FPGA/ASIC processor clocking, and broadcast video synchronization requiring stable component supply and long-term lifecycle assurance.

Supply support for SI5338A-B04523-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces - designed specifically for PCIe, Ethernet, Fibre Channel, and broadcast video timing systems demanding precision, flexibility, and reliability.

FAQ

What is the maximum output frequency supported by SI5338A-B04523-GMR?

The SI5338A-B04523-GMR supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS. Frequencies above 350 MHz are limited to two unique values simultaneously (Fvco/4 and Fvco/6), as confirmed in Skyworks Rev. 1.6 datasheet Table 6.

Does SI5338A-B04523-GMR support PCIe Gen 4 Common Clock compliance?

Yes, SI5338A-B04523-GMR meets PCIe Gen 4 Common Clock jitter specifications (0.15–0.45 ps RMS) when configured with appropriate PLL bandwidth (2–5 MHz) and CDR settings, as verified in Skyworks Table 12 and AN562 documentation.

Can SI5338A-B04523-GMR generate different output voltages on each channel?

Yes, SI5338A-B04523-GMR provides independent VDDO0–VDDO3 supply pins, allowing each of its four output banks to be powered at 1.5 V, 1.8 V, 2.5 V, or 3.3 V - enabling direct interface to mixed-voltage FPGAs, ASICs, and PHYs without external level shifters.

How is SI5338A-B04523-GMR programmed in-system?

SI5338A-B04523-GMR is programmed via its I²C/SMBus-compatible interface (SCL/SDA pins) using Skyworks' ClockBuilder Pro software. Configuration can be stored in on-chip OTP memory for autonomous startup, or updated dynamically during operation.

What package type and thermal characteristics does SI5338A-B04523-GMR use?

SI5338A-B04523-GMR uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air), and θJC = 10 °C/W, enabling reliable operation up to +85 °C ambient with standard PCB copper pour.

SI5338A-B04523-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338A-B04523-GMR FAQ

1.How can I place an order for SI5338A-B04523-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338A-B04523-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338A-B04523-GMR reliable?

The price and inventory of SI5338A-B04523-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B04523-GMR is usually 5 days.

3.What payment methods are accepted for SI5338A-B04523-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B04523-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338A-B04523-GMR?

SI5338A-B04523-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338A-B04523-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338A-B04523-GMR?

For technical support, including SI5338A-B04523-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B04523-GMR requirements.

6.How does Aetrix verify that SI5338A-B04523-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338A-B04523-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B04523-GMR meets industry standards.

7.What is the process for return or replacement of SI5338A-B04523-GMR?

All SI5338A-B04523-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B04523-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338A-B04523-GMR part is unused and in its original packaging.

Return procedure for SI5338A-B04523-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…