Skyworks Solutions Inc. SI5338A-B04524-GM
- Part No.:
- SI5338A-B04524-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338A-B04524-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:1,124
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338A-B04524-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 and SRNS compliance, and MultiSynth™ frequency synthesis supporting 0.16–710 MHz output ranges across LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats. It replaces up to four crystal oscillators in FPGA, processor, and Ethernet switch timing systems.
For engineers reviewing the SI5338A-B04524-GM datasheet, SI5338A-B04524-GM pinout, SI5338A-B04524-GM application, or SI5338A-B04524-GM equivalent, key selection criteria include its 24-QFN package, independent per-output voltage (1.5/1.8/2.5/3.3 V), ±20 ps phase step resolution, 1 ppm frequency increment/decrement capability, and support for external crystal (8–30 MHz), CMOS (5–200 MHz), or differential (5–710 MHz) references.
Technical Context
The SI5338A-B04524-GM implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesis blocks, each driving a configurable output buffer. Its core operates from a single 1.8/2.5/3.3 V supply with 45 mA typical current draw and supports zero-delay mode via external feedback.
Each of the four output drivers accepts independent configuration for signal format, output voltage, spread-spectrum modulation (0.5–5.0% spread, 33–63 kHz rate), and programmable phase offset (±45 ns). Input flexibility includes six dedicated clock inputs (IN1–IN6) accepting differential, CMOS, SSTL, or HSTL signals - enabling synchronous frequency translation and jitter cleaning in multi-protocol systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); enables PCIe Gen 4 common clock compliance and sub-1 ps system-level timing margin. |
| Output Frequency Range | 0.16–710 MHz per channel; supports integer/fractional synthesis with true zero-ppm accuracy on all outputs. |
| Input Reference Support | External crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz); eliminates need for multiple reference sources. |
| Output Voltage per Driver | Independently selectable 1.5/1.8/2.5/3.3 V; allows mixed-voltage domain clocking without level shifters. |
| Phase Adjustment Resolution | <20 ps steps; enables fine-grained skew compensation between high-speed SerDes lanes or memory interfaces. |
| Frequency Increment Step | 1 ppm; supports glitchless real-time frequency tuning for adaptive clocking in test equipment or dynamic power management. |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch; compatible with standard reflow profiles and high-density PCB layouts. |
Pinout & Package
The SI5338A-B04524-GM is housed in a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per Skyworks' Si5338 family layout and validated for this variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2 | Differential input pair | Accepts 5–710 MHz AC-coupled differential clock; internal 100 Ω termination enables direct connection to LVDS/HCSL sources. |
| IN3, IN4 | Single-ended input pair | Supports 5–200 MHz CMOS/SSTL/HSTL with 0.7×VDD/0.3×VDD thresholds; usable as primary or backup reference. |
| CLK0A, CLK0B – CLK3A, CLK3B | Differential output pairs | Four independent LVPECL/LVDS/HCSL/CML outputs; each configurable for voltage, format, and slew rate. |
| VDDO0–VDDO3 | Output buffer supply pins | Decoupled 1.5/1.8/2.5/3.3 V supplies per output bank; isolates noise between domains. |
| VDD | Core supply | Single 1.8/2.5/3.3 V input powering PLL, synthesizers, and control logic; PSRR optimized for noisy environments. |
| SCL, SDA | I²C/SMBus interface | Standard 400 kHz interface for configuration and status readback; supports hot-plug programming. |
| INTR | Interrupt output | Open-drain alarm indicating loss-of-lock or loss-of-signal; simplifies system-level fault monitoring. |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enable any-frequency generation (0.16–710 MHz) with 0 ppm error - eliminating crystal inventory and board space for discrete oscillators. |
| PCIe Gen 4 Common Clock compliance | 0.15–0.45 ps RMS jitter (10 kHz–50 MHz) meets PCIe Base Spec 4.0 requirements without external jitter cleaners. |
| Independent output voltage per driver | 1.5/1.8/2.5/3.3 V selection per output bank enables direct interfacing with mixed-voltage FPGAs, CPUs, and PHYs - no external level shifters required. |
| Programmable spread spectrum | Configurable 0.5–5.0% down-spread at 33–63 kHz per output; reduces EMI peak emissions in dense PCB layouts without affecting timing margins. |
| Glitchless frequency tuning | 1 ppm step size with pin-controlled increment/decrement allows real-time clock rate adjustment during operation - critical for test instrumentation and adaptive power control. |
Applications
| Ethernet Switch Timing | PCIe Gen 4 Server Clocking |
|---|---|
Use Scenario: High-port-count 10 GbE/25 GbE switches requiring synchronized clocks across multiple MAC/PHY layers and packet buffers. IC Role / Device Role / Timing Role: Quad-output clock generator providing independent 156.25 MHz (XAUI), 312.5 MHz (XFI), 125 MHz (GMII), and 250 MHz (DDR interface) clocks with sub-1 ps jitter. Use Value: Eliminates four discrete oscillators and associated load capacitors; reduces BOM cost by >40% and PCB area by 65% versus discrete solution. |
Use Scenario: Dual-CPU server motherboards with PCIe Gen 4 x16 slots, NVMe SSDs, and CXL memory expansion requiring low-jitter common clock distribution. IC Role / Device Role / Timing Role: PCIe-compliant clock source delivering 100 MHz common clock to root complex and endpoints, plus auxiliary clocks for USB 3.2 and SATA controllers. Use Value: Meets PCIe Gen 4 SRNS jitter spec (0.11–0.32 ps RMS) without external filtering; supports hot-plug reconfiguration via I²C during system boot. |
| Broadcast Video Synchronization | FPGA-Based Test Equipment |
Use Scenario: SMPTE ST 2082 (12G-SDI) video routers needing precise 27 MHz, 74.25 MHz, and 148.5 MHz clocks with <±50 ps inter-channel skew. IC Role / Device Role / Timing Role: Multi-format clock synthesizer generating LVDS and HCSL outputs simultaneously for serializer/deserializer ICs and frame synchronizers. Use Value: Independent phase adjustment (<20 ps steps) enables deterministic skew alignment across 12G-SDI lanes - meeting SMPTE ST 2082-1 skew tolerance of <100 ps. |
Use Scenario: Automated test equipment (ATE) requiring programmable clock sources for stimulus generation, sampling, and DUT synchronization. IC Role / Device Role / Timing Role: Reconfigurable timing engine delivering variable-frequency clocks (1–710 MHz) with 1 ppm tuning resolution and <10 ps cycle-cycle jitter. Use Value: I²C-based runtime reprogramming enables test pattern switching without hardware reset; eliminates need for multiple fixed-frequency generators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D06589-GM | Higher integration: 8 outputs, integrated EEPROM, lower 0.35 ps RMS jitter; requires different ClockBuilder Pro configuration flow. | Targeted at multi-slot telecom line cards and 5G baseband units needing >4 outputs and factory-programmed startup. | Select when >4 outputs or non-volatile configuration storage is required; not drop-in due to pin count and register map differences. |
| ICS8430I-01T | Fixed-frequency quad LVDS generator (no I²C programming); 1.2 ps RMS jitter; 3.3 V only; no spread spectrum or phase adjustment. | Suitable for cost-sensitive industrial controllers where clock frequencies are static and jitter <1.5 ps is acceptable. | Choose for simple, low-cost replacement of legacy fixed-oscillator designs - no software development needed but zero programmability. |
Compared with SI5338A-B04524-GM, the Si5332A offers higher channel count and lower jitter at the cost of increased complexity and price, while the ICS8430I provides plug-and-play simplicity but sacrifices frequency flexibility, voltage scalability, and advanced features like phase tuning and SSC.
Availability
SI5338A-B04524-GM is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 1–4 server platforms, and broadcast video timing applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5338A-B04524-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for infrastructure, automotive, and mobile markets.
The Si5338 product line delivers highly configurable, low-jitter clock generation for high-speed digital systems - designed specifically to replace multiple discrete oscillators and simplify timing architecture in FPGA, processor, and SerDes-intensive applications.
FAQ
What is the maximum output frequency supported by SI5338A-B04524-GM?
The SI5338A-B04524-GM supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, and 250 MHz on HCSL. For frequencies above 350 MHz, only two unique outputs may operate simultaneously (Fvco/4 and Fvco/6), as specified in Skyworks' Si5338 datasheet Rev. 1.6, Table 6 footnote 6. This limitation ensures phase noise and jitter performance remain within specification.
Does SI5338A-B04524-GM support PCIe Gen 4 Separate Reference No Spread (SRNS) mode?
Yes, SI5338A-B04524-GM is explicitly compliant with PCIe Gen 4 SRNS requirements, achieving 0.11–0.32 ps RMS jitter (10 kHz–50 MHz) when configured with PLL bandwidth of 2–4 MHz and CDR = 10 MHz. This is verified in Table 12 of the official Skyworks datasheet Rev. 1.6 and confirmed using the Skyworks PCIe Clock Jitter Tool.
Can SI5338A-B04524-GM generate four different output frequencies simultaneously?
Yes, SI5338A-B04524-GM uses four independent MultiSynth™ engines to synthesize four distinct frequencies simultaneously - each configurable from 0.16 MHz to 710 MHz depending on output format. The device achieves true zero-ppm precision on all outputs, as stated in the Skyworks Si5338 product description and verified in Table 5 (fRES = 0 ppm).
What input reference options does SI5338A-B04524-GM support?
SI5338A-B04524-GM accepts six clock inputs: differential (IN1/IN2, IN5/IN6) supporting 5–710 MHz; single-ended (IN3/IN4) supporting 5–200 MHz CMOS or 5–350 MHz SSTL/HSTL; and external crystal (8–30 MHz) on dedicated XTAL pins. All inputs are independently selectable per synthesis stage, enabling flexible redundancy and multi-source architectures.
Is SI5338A-B04524-GM pin-compatible with other Si5338 variants?
Yes, all Si5338 variants including SI5338A-B04524-GM use the identical 24-QFN package and pinout defined in Skyworks' Package Outline document (Rev. 1.6, Section 9). Mechanical and electrical pin compatibility is guaranteed across the family, though configuration registers and default startup settings may differ between variants.
SI5338A-B04524-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338A-B04524-GM FAQ
1.How can I place an order for SI5338A-B04524-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338A-B04524-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338A-B04524-GM reliable?
The price and inventory of SI5338A-B04524-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B04524-GM is usually 5 days.
3.What payment methods are accepted for SI5338A-B04524-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B04524-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338A-B04524-GM?
SI5338A-B04524-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338A-B04524-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338A-B04524-GM?
For technical support, including SI5338A-B04524-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B04524-GM requirements.
6.How does Aetrix verify that SI5338A-B04524-GM is sourced from the original manufacturer or authorized distributors?
All SI5338A-B04524-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B04524-GM meets industry standards.
7.What is the process for return or replacement of SI5338A-B04524-GM?
All SI5338A-B04524-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B04524-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338A-B04524-GM part is unused and in its original packaging.
Return procedure for SI5338A-B04524-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338A-B04524-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

