Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338A-B05001-GMR

Name: SI5338A-B05001-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338A-B05001-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338A-B05001-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338A-B05001-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,251

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338A-B05001-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats across 0.16–710 MHz. It replaces up to four crystal oscillators in high-speed networking and FPGA clocking systems.

For engineers reviewing the SI5338A-B05001-GMR datasheet, SI5338A-B05001-GMR pinout, SI5338A-B05001-GMR application, or SI5338A-B05001-GMR equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis, independent per-output voltage control (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and 24-QFN package with I²C/SMBus interface.

Technical Context

The SI5338A-B05001-GMR implements a two-stage PLL architecture: a high-stability reference PLL (Stage 1) locks to one of six input sources (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesizers (Stage 2) generating precise output frequencies. Each output driver supports format and voltage configuration without shared constraints.

It delivers true zero-ppm frequency accuracy via integer/fractional synthesis, supports glitchless frequency increment/decrement in 1 ppm steps, and enables sub-20 ps phase adjustment per output. Loss-of-lock and loss-of-signal alarms, external feedback mode for zero-delay operation, and programmable initial phase offset (±45 ns) are integrated for system-level timing control.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS and GbE jitter requirements
Output Frequency Range	0.16–710 MHz per channel; supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply Voltages	Core: 1.8/2.5/3.3 V; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, moisture sensitivity level 3
Operating Temperature	–40 °C to +85 °C ambient; qualified for industrial and telecom line card environments
Power Consumption	45 mA typical core current at 100 MHz on all outputs with 25 MHz reference

Pinout & Package

SI5338A-B05001-GMR uses a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments follow Skyworks' standard Si5338 top-view layout.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential input pair #1	Accepts 5–710 MHz AC-coupled differential clocks; internal 100 Ω termination option
IN3, IN4	Single-ended input pair	Supports 5–200 MHz CMOS inputs; VIH = 0.7×VDD, VIL = 0.3×VDD
IN5, IN6	Differential input pair #2	Second 5–710 MHz differential input path; enables dual-reference redundancy
CLK0A, CLK0B – CLK3A, CLK3B	Differential output pairs	Four independent LVPECL/LVDS/HCSL/CML outputs; each with configurable VDDOx supply
VDDO0–VDDO3	Output buffer supplies	Independent 1.5/1.8/2.5/3.3 V rails per output bank; decoupling required per pin
VDD	Core supply	Single 1.8/2.5/3.3 V core rail; PSRR optimized for low-noise clock generation
SCL, SDA	I²C/SMBus interface	Standard 100/400 kHz operation; supports ClockBuilder Pro programming
INTR	Interrupt output	Open-drain status flag for loss-of-lock or loss-of-signal events
GND, RSVD_GND	Ground terminals	Multiple dedicated ground pins including thermal pad connection for EMI control

Key Features

Feature	Design Value
MultiSynth™ synthesis	Enables independent, any-frequency generation on all four outputs with 0 ppm precision and 1 ppb resolution
PCIe Gen 1–4 compliance	Fully satisfies Common Clock and Gen 3 SRNS jitter specs (0.11–0.45 ps RMS), validated with Intel Clock Jitter Tool
Flexible output configuration	Each output supports format (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), voltage (1.5–3.3 V), and slew rate tuning
Glitchless frequency tuning	Hardware pin-controlled frequency increment/decrement in 1 ppm steps without output interruption
Programmable spread spectrum	Configurable down-spread (0.5–5.0%) and modulation rate (33–63 kHz) on any output to reduce EMI
Zero-delay mode	External feedback path allows synchronous buffering with minimal propagation delay (2.5–4 ns)

Applications

PCIe Gen 3/4 Switch Fabric	Ethernet Switch Timing
Use Scenario: High-density 32-lane PCIe Gen 4 switch ASIC requiring four synchronized, low-jitter reference clocks for SerDes lanes and management logic. IC Role / Device Role / Timing Role: Quad clock generator providing independent 100 MHz HCSL (SerDes), 25 MHz LVDS (management), 125 MHz LVDS (PHY), and 156.25 MHz LVPECL (control plane) outputs. Use Value: Eliminates four discrete oscillators; meets PCIe Gen 4 Common Clock TJ < 33.6 ps pk-pk and SRNS RMS < 0.45 ps via on-chip jitter optimization.	Use Scenario: 10 GbE/25 GbE line card with multi-rate PHYs needing scalable, low-phase-noise clocks across 156.25 MHz, 312.5 MHz, and 625 MHz. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating exact rates from a single 25 MHz crystal reference using MultiSynth™ fractional-N synthesis. Use Value: Achieves 0.7 ps RMS jitter at 156.25 MHz (GbE), enabling BER < 10⁻¹² without external jitter cleaners; reduces BOM count by 75% vs. discrete XO solution.
FPGA-Based Video Processing	Telecom Line Card Synchronization
Use Scenario: Broadcast video encoder FPGA requiring pixel-clock (74.25 MHz), reference (27 MHz), audio (48 kHz), and DDR memory (500 MHz) clocks with tight inter-channel skew. IC Role / Device Role / Timing Role: Configurable quad clock source delivering mixed-format outputs (LVDS, CMOS, HCSL) with programmable phase offsets (±45 ns). Use Value: Maintains <100 ps output-to-output skew between 74.25 MHz and 500 MHz outputs; eliminates external delay-matching circuitry.	Use Scenario: OTN/SDH line card needing IEEE 1588 PTP grandmaster clock distribution with holdover stability and sync alarm reporting. IC Role / Device Role / Timing Role: Dual-reference clock generator using IN1 (primary sync input) and IN5 (backup), with INTR signaling loss-of-sync events. Use Value: Provides deterministic failover response (<5 ms LOL detect time) and maintains frequency accuracy within ±20 ppm during holdover via stable MultiSynth™ VCO.

PCIe Gen 3/4 Switch Fabric

Ethernet Switch Timing

Use Scenario: High-density 32-lane PCIe Gen 4 switch ASIC requiring four synchronized, low-jitter reference clocks for SerDes lanes and management logic.

IC Role / Device Role / Timing Role: Quad clock generator providing independent 100 MHz HCSL (SerDes), 25 MHz LVDS (management), 125 MHz LVDS (PHY), and 156.25 MHz LVPECL (control plane) outputs.

Use Value: Eliminates four discrete oscillators; meets PCIe Gen 4 Common Clock TJ < 33.6 ps pk-pk and SRNS RMS < 0.45 ps via on-chip jitter optimization.

Use Scenario: 10 GbE/25 GbE line card with multi-rate PHYs needing scalable, low-phase-noise clocks across 156.25 MHz, 312.5 MHz, and 625 MHz.

IC Role / Device Role / Timing Role: Any-frequency synthesizer generating exact rates from a single 25 MHz crystal reference using MultiSynth™ fractional-N synthesis.

Use Value: Achieves 0.7 ps RMS jitter at 156.25 MHz (GbE), enabling BER < 10⁻¹² without external jitter cleaners; reduces BOM count by 75% vs. discrete XO solution.

FPGA-Based Video Processing

Telecom Line Card Synchronization

Use Scenario: Broadcast video encoder FPGA requiring pixel-clock (74.25 MHz), reference (27 MHz), audio (48 kHz), and DDR memory (500 MHz) clocks with tight inter-channel skew.

IC Role / Device Role / Timing Role: Configurable quad clock source delivering mixed-format outputs (LVDS, CMOS, HCSL) with programmable phase offsets (±45 ns).

Use Value: Maintains <100 ps output-to-output skew between 74.25 MHz and 500 MHz outputs; eliminates external delay-matching circuitry.

Use Scenario: OTN/SDH line card needing IEEE 1588 PTP grandmaster clock distribution with holdover stability and sync alarm reporting.

IC Role / Device Role / Timing Role: Dual-reference clock generator using IN1 (primary sync input) and IN5 (backup), with INTR signaling loss-of-sync events.

Use Value: Provides deterministic failover response (<5 ms LOL detect time) and maintains frequency accuracy within ±20 ppm during holdover via stable MultiSynth™ VCO.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05089-GM	Higher integration: 8 outputs, integrated EEPROM, lower jitter (0.35 ps RMS), supports JESD204B deterministic latency	Targets JESD204B-compliant data converters and multi-ASIC systems requiring >4 clocks	Select when >4 outputs or deterministic latency control is required; not pin-compatible
ICS8430I-01T	Fixed-frequency quad LVDS generator (no I²C programming); 1.2 ps RMS jitter; 3.3 V only; no spread spectrum	Cost-sensitive, static-clock applications where reconfiguration is unnecessary	Choose for fixed-rate, low-cost deployments; requires redesign for frequency changes

Compared with SI5338A-B05001-GMR, Si5332A-D05089-GM offers higher channel count and lower jitter but requires PCB redesign, while ICS8430I-01T provides simpler fixed-frequency operation at higher jitter and no programmability-making SI5338A-B05001-GMR optimal for flexible, multi-standard timing in space-constrained designs.

Availability

SI5338A-B05001-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch fabrics, 10/25 GbE line cards, and FPGA-based broadcast video equipment requiring stable component supply, long-term lifecycle assurance, and full traceability.

Supply support for SI5338A-B05001-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5338 family was designed for high-performance, software-configurable clock generation in multi-protocol systems-enabling consolidation of discrete oscillators into a single, field-upgradable IC for networking, computing, and telecom applications.

FAQ

What is the primary function of the SI5338A-B05001-GMR in a PCIe Gen 4 system?

The SI5338A-B05001-GMR serves as a quad-output common clock generator meeting PCIe Gen 4 Common Clock jitter specifications (0.15–0.45 ps RMS). It synthesizes four precise, low-jitter clocks-including 100 MHz HCSL for SerDes lanes-from a single reference, eliminating multiple discrete oscillators and simplifying board layout while maintaining signal integrity across high-speed serial links.

Does the SI5338A-B05001-GMR support spread-spectrum clocking (SSC), and how is it configured?

Yes, the SI5338A-B05001-GMR supports programmable spread-spectrum clocking on any output, with adjustable spread (0.5–5.0% down-spread), modulation rate (33–63 kHz), and center frequency. Configuration is performed via I²C registers or ClockBuilder Pro software-no external components are required, and SSC can be enabled independently per output to reduce EMI without affecting other channels.

Can the SI5338A-B05001-GMR operate in zero-delay buffer mode, and what are the requirements?

Yes, the SI5338A-B05001-GMR supports external feedback mode for zero-delay operation. This requires connecting one output (e.g., CLK0A) back to an input pin (e.g., IN1 or IN5) and configuring the device to bypass the PLL stage. Propagation delay is minimized to 2.5–4 ns, and the feature is validated for use in synchronous clock distribution networks where phase alignment between input and output is critical.

What input reference sources are supported by the SI5338A-B05001-GMR?

The SI5338A-B05001-GMR accepts six input reference types: 8–30 MHz crystal (differential), 5–200 MHz CMOS (single-ended), 5–350 MHz SSTL/HSTL (single-ended), and 5–710 MHz differential (IN1/IN2 or IN5/IN6). Each input path includes dedicated signal conditioning, loss-of-signal detection, and configurable termination-enabling robust operation across diverse system architectures.

How does the SI5338A-B05001-GMR achieve 0 ppm frequency accuracy across all outputs?

The SI5338A-B05001-GMR achieves true zero-ppm frequency accuracy using Skyworks' patented MultiSynth™ fractional-N synthesis architecture. Each output derives from a high-stability VCO locked to a common reference, with digital dividers and phase interpolation ensuring exact frequency synthesis without rounding error-even for non-integer multiples of the reference frequency.

SI5338A-B05001-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338A-B05001-GMR FAQ

1.How can I place an order for SI5338A-B05001-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338A-B05001-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338A-B05001-GMR reliable?

The price and inventory of SI5338A-B05001-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B05001-GMR is usually 5 days.

3.What payment methods are accepted for SI5338A-B05001-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B05001-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338A-B05001-GMR?

SI5338A-B05001-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338A-B05001-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338A-B05001-GMR?

For technical support, including SI5338A-B05001-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B05001-GMR requirements.

6.How does Aetrix verify that SI5338A-B05001-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338A-B05001-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B05001-GMR meets industry standards.

7.What is the process for return or replacement of SI5338A-B05001-GMR?

All SI5338A-B05001-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B05001-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338A-B05001-GMR part is unused and in its original packaging.

Return procedure for SI5338A-B05001-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…