Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338A-B05147-GM

Name: SI5338A-B05147-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338A-B05147-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338A-B05147-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338A-B05147-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,799

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338A-B05147-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis. It delivers four independent, any-frequency clocks (0.16–710 MHz) with 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338A-B05147-GM datasheet, SI5338A-B05147-GM pinout, SI5338A-B05147-GM application, or SI5338A-B05147-GM equivalent, key selection criteria include differential output jitter performance (0.7 ps RMS), PCIe Gen 4 SRNS compliance, independent per-output voltage control (1.5–3.3 V), and I²C-configurable spread-spectrum modulation (0.5–5.0% at 33–63 kHz).

Technical Context

The SI5338A-B05147-GM implements a two-stage PLL architecture: a high-stability input stage locks to one of six reference inputs (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesizers. Each synthesizer drives a configurable output buffer supporting mixed signal formats and supply voltages.

It supports glitchless real-time frequency adjustment in 1 ppm steps and phase tuning in <20 ps increments per output. The device operates across –40 to +85 °C with core supply options of 1.8 V, 2.5 V, or 3.3 V and features loss-of-lock and loss-of-signal alarms via the INTR pin.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count & type	4 differential outputs (CLK0A/B through CLK3A/B); supports LVPECL, LVDS, HCSL, CML, CMOS, SSTL, HSTL
Frequency range	0.16–710 MHz per output; integer/fractional synthesis with 1 ppb resolution
Phase jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 Common Clock and Gen 3 SRNS specs
Input references	External crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply & power	1.8/2.5/3.3 V core; 1.5/1.8/2.5/3.3 V per output bank; 45 mA typical core current at 100 MHz on all outputs
Operating temperature	–40 to +85 °C ambient; qualified per industrial-grade reliability requirements
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad

Pinout & Package

SI5338A-B05147-GM uses a 24-lead, 4 × 4 mm QFN package with wettable flank leads and an exposed thermal pad (GND-connected). Pin 1 is top-left corner (IN1), pin numbering proceeds counterclockwise.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential clock inputs	Accept AC-coupled differential reference signals up to 710 MHz; internally terminated with 100 Ω
IN3, IN4	Single-ended clock inputs	Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH/VIL referenced to VDD
CLK0A–CLK3B	Differential clock outputs	Four independent pairs; each pair configurable for LVPECL/LVDS/HCSL/CML with independent VDDOx supply
VDDO0–VDDO3	Output buffer supplies	Independent 1.5/1.8/2.5/3.3 V rails per output bank; enable format and level flexibility
VDD	Core supply	1.8/2.5/3.3 V ±10%; powers PLL, logic, and MultiSynth stages
SCL, SDA	I²C interface	SMBus-compatible 400 kHz interface for configuration, status readback, and runtime tuning
INTR	Interrupt output	Open-drain alarm pin indicating loss-of-lock or loss-of-signal events

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enabling true zero-ppm accuracy on all outputs simultaneously
PCIe Gen 4 compliance	Meets Common Clock and SRNS jitter specs (0.15–0.45 ps RMS) without external filtering
Per-output voltage control	Each of four output banks powered independently (1.5/1.8/2.5/3.3 V), enabling mixed-interface clocking on one chip
Real-time frequency tuning	Glitchless ±1 ppm step adjustments via dedicated pins or I²C, usable in live systems
Programmable spread spectrum	Configurable SSC on any output: 0.5–5.0% spread, 33–63 kHz modulation rate, no hardware change required
Low-power operation	45 mA typical core current at full load; 12 mA in buffer-only mode; optimized for thermal-constrained designs

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch Clocking
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric card. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, phase-aligned clocks meeting PCIe Gen 4 Common Clock jitter spec (≤0.45 ps RMS). Use Value: Eliminates need for four discrete oscillators and external fanout buffers; reduces board area by >60% and simplifies layout with single-device skew management.	Use Scenario: Generating 156.25 MHz, 312.5 MHz, and 625 MHz clocks for 10GbE/25GbE PHYs and packet processors in telecom Ethernet switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing three distinct high-frequency clocks with independent output formats (LVDS for PHYs, HCSL for processors). Use Value: Enables single-chip support for multi-rate Ethernet line cards; avoids custom oscillator sourcing and minimizes BOM count.
Broadcast Video Sync Generator	FPGA-Based Test Equipment
Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) pixel clock (270 MHz) and ancillary sync signals (74.25 MHz, 148.5 MHz) in 4K/8K video processing hardware. IC Role / Device Role / Timing Role: Precision clock generator with sub-20 ps phase step resolution for frame-accurate multi-clock domain alignment. Use Value: Achieves <±1 ns inter-output skew across all video clocks; eliminates timing drift between baseband and transport layers.	Use Scenario: Providing programmable stimulus clocks (10–300 MHz) and sampling clocks (same range) to FPGA-based digital pattern generators and logic analyzers. IC Role / Device Role / Timing Role: Reconfigurable clock source with I²C runtime tuning for dynamic test vector rate changes and jitter injection. Use Value: Enables on-the-fly frequency/phase sweeps without firmware reload; supports deterministic jitter testing via built-in SSC engine.

PCIe Gen 4 Switch Timing

Ethernet Switch Clocking

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric card.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, phase-aligned clocks meeting PCIe Gen 4 Common Clock jitter spec (≤0.45 ps RMS).

Use Value: Eliminates need for four discrete oscillators and external fanout buffers; reduces board area by >60% and simplifies layout with single-device skew management.

Use Scenario: Generating 156.25 MHz, 312.5 MHz, and 625 MHz clocks for 10GbE/25GbE PHYs and packet processors in telecom Ethernet switches.

IC Role / Device Role / Timing Role: Any-frequency synthesizer producing three distinct high-frequency clocks with independent output formats (LVDS for PHYs, HCSL for processors).

Use Value: Enables single-chip support for multi-rate Ethernet line cards; avoids custom oscillator sourcing and minimizes BOM count.

Broadcast Video Sync Generator

FPGA-Based Test Equipment

Use Scenario: Delivering SMPTE ST 2082 (27 Gbps) pixel clock (270 MHz) and ancillary sync signals (74.25 MHz, 148.5 MHz) in 4K/8K video processing hardware.

IC Role / Device Role / Timing Role: Precision clock generator with sub-20 ps phase step resolution for frame-accurate multi-clock domain alignment.

Use Value: Achieves <±1 ns inter-output skew across all video clocks; eliminates timing drift between baseband and transport layers.

Use Scenario: Providing programmable stimulus clocks (10–300 MHz) and sampling clocks (same range) to FPGA-based digital pattern generators and logic analyzers.

IC Role / Device Role / Timing Role: Reconfigurable clock source with I²C runtime tuning for dynamic test vector rate changes and jitter injection.

Use Value: Enables on-the-fly frequency/phase sweeps without firmware reload; supports deterministic jitter testing via built-in SSC engine.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05147-GM	Higher integration: includes integrated LDOs, enhanced jitter (0.35 ps RMS), and higher max output frequency (1.2 GHz)	Targeted at next-gen PCIe Gen 5/6 and CXL 3.0 systems requiring tighter jitter and wider bandwidth	Select when upgrading beyond PCIe Gen 4 or requiring <0.4 ps RMS jitter; requires PCB redesign due to different pinout and larger 32-QFN package
ICS853S01IAGLF	Fixed-frequency, non-programmable quad LVDS buffer; no synthesis capability; 1.2 ps RMS jitter	Limited to static clock fanout; no frequency translation or format conversion	Select only for simple clock distribution where input and output frequencies match exactly and no runtime reconfiguration is needed

Compared with Si5332A-D05147-GM, SI5338A-B05147-GM offers broader legacy compatibility and lower cost for PCIe Gen 4 and 10GbE applications, while ICS853S01IAGLF provides lower risk in fixed-frequency deployments but lacks synthesis flexibility entirely.

Availability

SI5338A-B05147-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switch clocking, broadcast video synchronization, and FPGA-based test equipment requiring stable component supply and long-term industrial availability.

Supply support for SI5338A-B05147-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 product line delivers highly configurable, low-jitter clock generation for high-speed serial interfaces including PCIe, Ethernet, Fibre Channel, and broadcast video, emphasizing programmability, integration, and jitter performance.

FAQ

What is the maximum output frequency supported by SI5338A-B05147-GM?

The SI5338A-B05147-GM supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS. Frequencies above 350 MHz are limited to two unique values simultaneously (Fvco/4 and Fvco/6), as confirmed in Table 6 of the datasheet.

Does SI5338A-B05147-GM support PCIe Gen 4 Common Clock and SRNS modes?

Yes. SI5338A-B05147-GM is explicitly validated for PCIe Gen 4 Common Clock (0.15–0.45 ps RMS jitter) and Gen 3 SRNS (0.11–0.32 ps RMS) per Table 12. Its PLL loop bandwidth (1.6 MHz typical) and jitter performance meet PCI-SIG Base Specification 4.0 requirements without external filtering.

Can SI5338A-B05147-GM generate different output formats simultaneously?

Yes. SI5338A-B05147-GM supports simultaneous LVPECL, LVDS, HCSL, CMOS, SSTL, and HSTL outputs - each output pair (CLK0A/B through CLK3A/B) is independently configurable for format and supply voltage (VDDO0–VDDO3), enabling mixed-interface clock trees on a single IC.

What reference inputs does SI5338A-B05147-GM accept?

SI5338A-B05147-GM accepts six reference types: 8–30 MHz crystal (differential), 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, and 5–710 MHz differential (AC-coupled). Input flexibility allows direct replacement of legacy oscillators or integration with existing system clocks.

How is SI5338A-B05147-GM programmed and configured?

SI5338A-B05147-GM is programmed via its I²C/SMBus-compatible interface (SCL/SDA pins) using Skyworks' ClockBuilder Pro software. Configuration includes output frequencies, formats, voltages, spread-spectrum settings, and alarm thresholds - all stored in on-chip OTP memory for autonomous startup.

SI5338A-B05147-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338A-B05147-GM FAQ

1.How can I place an order for SI5338A-B05147-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338A-B05147-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338A-B05147-GM reliable?

The price and inventory of SI5338A-B05147-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B05147-GM is usually 5 days.

3.What payment methods are accepted for SI5338A-B05147-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B05147-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338A-B05147-GM?

SI5338A-B05147-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338A-B05147-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338A-B05147-GM?

For technical support, including SI5338A-B05147-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B05147-GM requirements.

6.How does Aetrix verify that SI5338A-B05147-GM is sourced from the original manufacturer or authorized distributors?

All SI5338A-B05147-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B05147-GM meets industry standards.

7.What is the process for return or replacement of SI5338A-B05147-GM?

All SI5338A-B05147-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B05147-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338A-B05147-GM part is unused and in its original packaging.

Return procedure for SI5338A-B05147-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…