Skyworks Solutions Inc. SI5338A-B05246-GM
- Part No.:
- SI5338A-B05246-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338A-B05246-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:3,959
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338A-B05246-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in Ethernet switch/router, processor/FPGA clocking, and broadcast video timing systems.
For engineers reviewing the SI5338A-B05246-GM datasheet, SI5338A-B05246-GM pinout, SI5338A-B05246-GM application, or SI5338A-B05246-GM equivalent, key selection considerations include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage support (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and I²C/SMBus programmability with ClockBuilder Pro software integration.
Technical Context
The SI5338A-B05246-GM implements a two-stage PLL architecture: a high-stability reference stage (with crystal or external clock input) followed by four independent MultiSynth™ fractional-N synthesizers, each driving a configurable output buffer. Its synthesis resolution is 1 ppb, enabling true zero-ppm frequency accuracy on all outputs.
Each output supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with independent supply voltage (VDDOx), programmable initial phase offset (±45 ns), and glitchless frequency increment/decrement in 1 ppm steps. The device includes loss-of-lock and loss-of-signal alarms, external feedback mode for zero-delay operation, and configurable spread-spectrum modulation (33–63 kHz rate, 0.5–5.0% spread).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps - meets PCIe Gen 3 SRNS and GbE jitter requirements at 125 MHz output |
| Output Frequency Range | 0.16–710 MHz - covers PCIe 100 MHz, Ethernet 125/156.25 MHz, Fibre Channel 1.0625 GHz (via /2 divider), and broadcast video 27/74.25 MHz |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) - enables flexible system-level clock sourcing |
| Supply Voltages | VDD = 1.8/2.5/3.3 V; VDDOx = 1.5/1.8/2.5/3.3 V - allows mixed-voltage board design and level translation between domains |
| Operating Temperature | –40 to +85 °C - qualified for industrial and telecom line card environments |
| Package | 24-pin QFN, 4 × 4 mm - space-efficient footprint compatible with automated SMT assembly |
| Core Current (Typ) | 45 mA at 100 MHz on all outputs - enables low-power clock subsystems without thermal derating |
Pinout & Package
SI5338A-B05246-GM is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin 1 is top-left corner (IN1), and pin numbering proceeds counterclockwise. The package supports reflow soldering per JEDEC J-STD-020 (peak 260 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential clock inputs | Accept AC-coupled 5–710 MHz differential references; require external 100 Ω termination |
| IN3, IN4 | Single-ended clock inputs | Support DC-coupled CMOS/SSTL/HSTL inputs from 5–350 MHz; VIH/VIL referenced to VDD |
| CLK0A–CLK3B | Differential output pairs | Four independent LVPECL/LVDS/HCSL/CML outputs; each pair shares VDDOx supply rail |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V rails per output group - enables mixed-signal interface level translation |
| SCL, SDA | I²C configuration interface | Standard SMBus-compatible 100/400 kHz interface; supports ClockBuilder Pro programming |
| INTR | Interrupt output | Open-drain status indicator for loss-of-lock or loss-of-signal events; requires external pull-up |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ Any-Frequency Synthesis | Generates four independent output frequencies from a single reference - eliminates need for multiple crystals or discrete synthesizers |
| PCIe Gen 1–4 & SRNS Compliance | Meets total jitter (33.6 ps pk-pk Gen 2), RMS jitter (0.11–0.45 ps RMS Gen 3/4), and SSC requirements - validated for server and storage applications |
| Independent Output Voltage per Driver | Each of four output groups powered by dedicated VDDOx rail - enables direct interfacing with 1.8 V FPGA banks, 3.3 V microcontrollers, and 2.5 V ASICs |
| Programmable Phase Offset | ±45 ns adjustment in <20 ps steps per output - enables precise skew control for DDR memory interfaces and SerDes alignment |
| Glitchless Frequency Adjustment | 1 ppm step size with pin-controlled increment/decrement - supports dynamic frequency scaling without clock interruption |
Applications
| Ethernet Switch/Router Timing | PCIe Gen 3/4 Clocking |
|---|---|
Use Scenario: Providing synchronous 125 MHz and 156.25 MHz clocks to multi-port Ethernet PHYs and MACs in Layer 3 switches. IC Role / Device Role / Timing Role: Quad-output clock generator delivering jitter-compliant reference clocks to SERDES lanes and packet processing units. Use Value: Meets IEEE 802.3an (10GBASE-T) and IEEE 802.3ba (40/100GbE) jitter specs with 0.7 ps RMS phase noise, eliminating external jitter cleaners. | Use Scenario: Supplying common-clock and separate-reference-noise-suppressed (SRNS) clocks to PCIe root complexes and endpoints in servers and accelerators. IC Role / Device Role / Timing Role: PCIe-compliant clock source supporting both Common Clock (CC) and Separate Reference No Spread (SRNS) architectures. Use Value: Achieves 0.11 ps RMS jitter in SRNS mode (Gen 3) and 0.15 ps RMS (Gen 4), satisfying Intel CLKJIT-100 and PCI-SIG compliance test limits. |
| Broadcast Video/Audio Timing | Processor & FPGA Clocking |
Use Scenario: Generating SMPTE ST 2082 (12G-SDI) 74.25 MHz, ST 2081 (6G-SDI) 37.125 MHz, and AES audio 48/96 kHz word clocks in professional video routers. IC Role / Device Role / Timing Role: Low-jitter any-frequency synthesizer providing synchronized pixel and audio clocks from a single crystal reference. Use Value: 0.7 ps RMS jitter ensures sub-1 LSB timing error in 12-bit video DACs and prevents audio sample-rate drift across multi-channel systems. | Use Scenario: Delivering core, DDR, and peripheral clocks to Xilinx Zynq UltraScale+ MPSoCs and Intel Agilex FPGAs in embedded vision and radar systems. IC Role / Device Role / Timing Role: Configurable clock tree generator supporting mixed-voltage I/O banks, DDR4 PHY timing, and real-time processor subsystems. Use Value: Independent VDDOx rails and programmable phase offsets enable simultaneous 3.3 V GPIO, 1.8 V DDR4, and 1.2 V core clock delivery with <100 ps inter-output skew. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D05286-GM | Higher integration: integrated crystal, lower jitter (0.35 ps RMS), 10-output capability, but larger 32-QFN package | Preferred for space-constrained designs requiring ultra-low jitter and crystal-free BOMs | Select when absolute jitter performance and reduced component count outweigh cost and footprint trade-offs |
| ICS8430I-01T | Fixed-frequency quad LVDS generator (no I²C programming), 1.2 ps RMS jitter, 3.3 V only, no spread spectrum | Suitable for legacy systems with static clock trees and no frequency agility requirement | Choose only if design uses fixed 100/125/156.25 MHz outputs and avoids firmware-based configuration |
Compared with Si5332A-D05286-GM, SI5338A-B05246-GM offers smaller footprint and lower cost but higher jitter; versus ICS8430I-01T, it provides full programmability and multi-standard compliance at the expense of fixed-frequency simplicity.
Availability
SI5338A-B05246-GM is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCIe Gen 3/4 clocking, and broadcast video/audio timing requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for SI5338A-B05246-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5338 family is designed as a programmable, low-jitter clock generator platform targeting high-speed serial interface timing in networking, computing, and broadcast infrastructure where flexibility, precision, and PCIe/Ethernet compliance are critical.
FAQ
What is the maximum output frequency supported by SI5338A-B05246-GM in LVPECL format?
The SI5338A-B05246-GM supports LVPECL outputs up to 710 MHz, as confirmed in Table 6 of the datasheet. This capability enables direct clocking of high-speed SerDes lanes in 10G/25G Ethernet and CPRI interfaces without external frequency multiplication. Operation above 350 MHz is limited to two unique frequencies simultaneously (Fvco/4 and Fvco/6), and SI5338A-B05246-GM maintains 0.7 ps RMS jitter at 125 MHz and 156.25 MHz outputs.
Does SI5338A-B05246-GM support PCIe Gen 4 Common Clock architecture?
Yes, SI5338A-B05246-GM is explicitly compliant with PCIe Gen 4 Common Clock requirements, achieving 0.15–0.45 ps RMS jitter (Table 12) under specified conditions including PLL bandwidth of 2–5 MHz and CDR = 10 MHz. It meets the PCI-SIG Base Specification 4.0 rev. 0.5 jitter mask and is validated using the Skyworks PCIe Clock Jitter Tool. SI5338A-B05246-GM also supports Gen 1–3 and SRNS modes.
Can SI5338A-B05246-GM generate different output voltages on each channel?
Yes, SI5338A-B05246-GM provides independent VDDO0–VDDO3 supply pins, allowing each of its four output groups to operate at 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables direct interfacing with mixed-voltage SoCs and FPGAs - for example, driving 1.8 V DDR4 PHYs, 3.3 V microcontroller peripherals, and 2.5 V transceivers simultaneously. SI5338A-B05246-GM's datasheet specifies output voltage ranges per format (e.g., LVDS at 1.8 V: VOC = 0.875 V typical).
How is SI5338A-B05246-GM programmed, and what tools are required?
SI5338A-B05246-GM is programmed via its I²C/SMBus-compatible interface (SCL/SDA pins) using Skyworks' ClockBuilder Pro software, which generates configuration files and supports real-time register editing. The tool auto-generates initialization code for MCU integration and validates frequency plans against jitter and phase noise constraints. SI5338A-B05246-GM also supports pin-controlled frequency increment/decrement and stores one factory-programmed configuration in OTP NVM for power-on default operation.
What is the thermal performance of SI5338A-B05246-GM in continuous operation?
SI5338A-B05246-GM has a junction-to-ambient thermal resistance (θJA) of 37 °C/W under still-air conditions and junction-to-case (θJC) of 10 °C/W (Table 4). With typical core current of 45 mA at 3.3 V (148.5 mW), self-heating is ~5.5 °C above ambient - well within the –40 to +85 °C operating range. The exposed thermal pad must be soldered to a PCB copper plane for optimal heat dissipation, and SI5338A-B05246-GM remains fully functional up to TJ = 150 °C (absolute max rating).
SI5338A-B05246-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338A-B05246-GM FAQ
1.How can I place an order for SI5338A-B05246-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338A-B05246-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338A-B05246-GM reliable?
The price and inventory of SI5338A-B05246-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B05246-GM is usually 5 days.
3.What payment methods are accepted for SI5338A-B05246-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B05246-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338A-B05246-GM?
SI5338A-B05246-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338A-B05246-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338A-B05246-GM?
For technical support, including SI5338A-B05246-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B05246-GM requirements.
6.How does Aetrix verify that SI5338A-B05246-GM is sourced from the original manufacturer or authorized distributors?
All SI5338A-B05246-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B05246-GM meets industry standards.
7.What is the process for return or replacement of SI5338A-B05246-GM?
All SI5338A-B05246-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B05246-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338A-B05246-GM part is unused and in its original packaging.
Return procedure for SI5338A-B05246-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338A-B05246-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

