Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338A-B05317-GM

Name: SI5338A-B05317-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338A-B05317-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338A-B05317-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338A-B05317-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,399

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338A-B05317-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator implementing MultiSynth™ frequency synthesis with 0 ppm precision per output. It delivers four independent differential or single-ended clocks (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL) across 0.16–710 MHz, supports PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operates from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package for FPGA, processor, and Ethernet switch timing.

For engineers reviewing the SI5338A-B05317-GM datasheet, SI5338A-B05317-GM pinout, SI5338A-B05317-GM application, or SI5338A-B05317-GM equivalent, key selection criteria include its 0.7 ps RMS typical phase jitter, independent per-output voltage (1.5/1.8/2.5/3.3 V), glitchless 1 ppm frequency increment/decrement, <20 ps phase step resolution, and spread-spectrum capability (0.5–5.0% deviation, 33–63 kHz modulation).

Technical Context

The SI5338A-B05317-GM integrates a high-stability PLL-based synthesis stage (1.6 MHz loop bandwidth) followed by four independent MultiSynth™ fractional-N dividers, enabling any-frequency generation on each of four output drivers. Its architecture supports both free-running synthesis and synchronous frequency translation modes using up to six input references (differential, CMOS, SSTL/HSTL, or crystal).

Each output driver features programmable format, voltage, slew rate, and termination, with independent phase offset (±45 ns), frequency adjustment (5–Fvco/8 MHz range), and spread-spectrum control. Loss-of-lock and loss-of-signal alarms, external feedback for zero-delay operation, and I²C/SMBus interface complete the timing subsystem functionality.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS and Gen 4 common clock jitter requirements
Output Frequency Range	0.16–710 MHz per channel; supports LVPECL/LVDS up to 710 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply Voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, –40 to +85 °C operating range
Power Consumption	45 mA typical core current at 100 MHz on all outputs with 25 MHz reference
Phase Adjustment Resolution	<20 ps step size with ±45 ns total range per output; enables fine-grained skew management

Pinout & Package

SI5338A-B05317-GM is housed in a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per Skyworks Si5338 family specification.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential Input Pairs	Accept AC-coupled differential clocks up to 710 MHz; require external 100 Ω termination
IN3, IN4	Single-Ended Inputs	Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A–CLK3B	Differential Output Pairs	Four independent output drivers; each configurable as LVPECL/LVDS/HCSL/CML with dedicated VDDOx supply
VDDO0–VDDO3	Output Buffer Supplies	Independent 1.4–3.63 V supplies per output bank; enable mixed-voltage system interfacing
VDD	Core Supply	1.8/2.5/3.3 V ±10% core power; PSRR optimized for low-noise timing operation
SCL, SDA	I²C Interface	SMBus-compatible serial programming interface (up to 400 kHz); supports ClockBuilder Pro configuration
INTR	Interrupt Output	Open-drain status indicator for loss-of-lock and loss-of-signal events
GND, RSVD_GND	Ground Terminals	Multiple GND pins including reserved ground for noise isolation and thermal dissipation

Key Features

Feature	Design Value
MultiSynth™ Any-Frequency Synthesis	Four independent outputs with true 0 ppm frequency accuracy and sub-ppb resolution (1 ppb)
PCIe Gen 1–4 Compliance	Meets Common Clock jitter specs (Gen 3 SRNS: 0.11–0.32 ps RMS; Gen 4: 0.15–0.45 ps RMS)
Glitchless Frequency Tuning	1 ppm step size with 667 ns update time via pin control; eliminates clock interruptions during dynamic reconfiguration
Programmable Spread Spectrum	Configurable 0.5–5.0% down-spread at 33–63 kHz on any output; reduces EMI without affecting timing margins
Flexible Input Architecture	Supports six input sources simultaneously-crystal, CMOS, SSTL/HSTL, and two differential pairs-for robust reference redundancy
Low-Power Operation	45 mA typical core current; 12 mA in buffer mode; thermal resistance θJA = 37 °C/W enables compact PCB layout

Applications

Ethernet Switch/Routing	PCIe Gen 1–4 Timing
Use Scenario: High-density 1/10 GbE line cards requiring synchronized multi-port clocking with low EMI. IC Role / Device Role / Timing Role: Quad clock generator providing independent 125 MHz, 156.25 MHz, and 250 MHz clocks to PHYs, MACs, and packet processors. Use Value: Eliminates four discrete oscillators; 0.7 ps RMS jitter ensures IEEE 802.3 compliance and BER <1e−12 under stress conditions.	Use Scenario: Server motherboard with multiple PCIe slots (Gen 3/4), requiring common clock architecture with strict jitter limits. IC Role / Device Role / Timing Role: PCIe common clock source delivering 100 MHz HCSL to root complex and endpoints with SRNS-compliant jitter. Use Value: Meets PCIe Gen 4 common clock RMS jitter spec (≤0.45 ps) while supporting spread spectrum to pass FCC Class B emissions.
Broadcast Video/Audio Timing	FPGA & Processor Clocking
Use Scenario: SMPTE ST 2082/2081 video transport systems needing precise 27 MHz, 74.25 MHz, and 148.5 MHz pixel clocks. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating exact broadcast-standard frequencies from a single 25 MHz crystal reference. Use Value: Zero ppm error eliminates frame sync drift; independent phase control aligns pixel and audio sample clocks within <20 ps.	Use Scenario: Heterogeneous SoC/FPGA platforms with mixed-voltage peripherals (1.8 V DDR, 3.3 V I/O, 1.2 V core). IC Role / Device Role / Timing Role: Configurable clock hub supplying LVDS to FPGA fabric, HCSL to memory controllers, and CMOS to microcontrollers. Use Value: Per-output VDDOx supplies eliminate level shifters; 4 × 4 mm footprint saves >60% board area vs. discrete oscillator solution.

Ethernet Switch/Routing

PCIe Gen 1–4 Timing

Use Scenario: High-density 1/10 GbE line cards requiring synchronized multi-port clocking with low EMI.

IC Role / Device Role / Timing Role: Quad clock generator providing independent 125 MHz, 156.25 MHz, and 250 MHz clocks to PHYs, MACs, and packet processors.

Use Value: Eliminates four discrete oscillators; 0.7 ps RMS jitter ensures IEEE 802.3 compliance and BER <1e−12 under stress conditions.

Use Scenario: Server motherboard with multiple PCIe slots (Gen 3/4), requiring common clock architecture with strict jitter limits.

IC Role / Device Role / Timing Role: PCIe common clock source delivering 100 MHz HCSL to root complex and endpoints with SRNS-compliant jitter.

Use Value: Meets PCIe Gen 4 common clock RMS jitter spec (≤0.45 ps) while supporting spread spectrum to pass FCC Class B emissions.

Broadcast Video/Audio Timing

FPGA & Processor Clocking

Use Scenario: SMPTE ST 2082/2081 video transport systems needing precise 27 MHz, 74.25 MHz, and 148.5 MHz pixel clocks.

IC Role / Device Role / Timing Role: Any-frequency synthesizer generating exact broadcast-standard frequencies from a single 25 MHz crystal reference.

Use Value: Zero ppm error eliminates frame sync drift; independent phase control aligns pixel and audio sample clocks within <20 ps.

Use Scenario: Heterogeneous SoC/FPGA platforms with mixed-voltage peripherals (1.8 V DDR, 3.3 V I/O, 1.2 V core).

IC Role / Device Role / Timing Role: Configurable clock hub supplying LVDS to FPGA fabric, HCSL to memory controllers, and CMOS to microcontrollers.

Use Value: Per-output VDDOx supplies eliminate level shifters; 4 × 4 mm footprint saves >60% board area vs. discrete oscillator solution.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B05297-GM	Same Si5338A die; factory-programmed with different default configuration (B05297 vs. B05317)	Pre-configured for PCIe Gen 3 SRNS with 100 MHz HCSL outputs; B05317 targets broader any-frequency use cases	Select B05297 only if PCIe Gen 3 SRNS pre-configuration suffices; B05317 offers full field programmability via I²C
LMK04832RHAT	Two-stage jitter cleaner + dual-loop PLL; higher integration but larger 48-QFN package and no crystal input	Requires external clean reference; better for ultra-low-jitter cleaning (0.15 ps RMS), not direct synthesis replacement	Choose LMK04832RHAT when input reference jitter exceeds 1 ps RMS; SI5338A-B05317-GM preferred for cost-sensitive, self-contained synthesis

Compared with Si5338A-B05297-GM, SI5338A-B05317-GM provides full field reprogrammability rather than fixed PCIe defaults; versus LMK04832RHAT, it integrates crystal oscillator support and occupies half the PCB area, trading jitter cleaning capability for synthesis flexibility and footprint efficiency.

Availability

SI5338A-B05317-GM is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 1–4 timing, and broadcast video/audio timing applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338A-B05317-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs.

The Si5338 product line delivers highly configurable, low-jitter clock generation for high-speed digital systems-including datacenter, telecom, and broadcast infrastructure-where precise, flexible, and space-efficient timing is critical.

FAQ

What is the primary function of the SI5338A-B05317-GM?

The SI5338A-B05317-GM is an I²C-programmable quad-output clock generator that synthesizes any frequency from 0.16 MHz to 710 MHz on each of its four independent outputs using Skyworks' MultiSynth™ technology. It replaces multiple discrete oscillators and supports PCIe Gen 1–4, Ethernet, and broadcast timing standards with 0 ppm frequency accuracy and 0.7 ps RMS typical phase jitter.

Does the SI5338A-B05317-GM support crystal input?

Yes, the SI5338A-B05317-GM supports external crystal inputs from 8 MHz to 30 MHz on dedicated XTAL pins. The device includes on-chip load capacitance tuning (11–13 pF supported, 17–19 pF recommended) and accommodates crystals with ESR ≤300 Ω and drive level ≤100 µW, enabling standalone operation without external reference clocks.

How many output formats does the SI5338A-B05317-GM support per channel?

The SI5338A-B05317-GM supports five output signal formats per channel: LVPECL, LVDS, HCSL, CMOS, and SSTL/HSTL. Each output driver is independently configurable for format, voltage (1.5/1.8/2.5/3.3 V), termination, and slew rate-enabling mixed-signal system interfacing without external level shifters or buffers.

Can the SI5338A-B05317-GM generate PCIe Gen 4 common clock signals?

Yes, the SI5338A-B05317-GM meets PCIe Gen 4 common clock jitter specifications (≤0.45 ps RMS, 10 kHz–50 MHz) when configured with 100 MHz HCSL outputs and appropriate PLL loop bandwidth (2–5 MHz). It is validated per PCI Express Base Specification 4.0 rev. 0.5 and supports spread-spectrum modulation to reduce EMI in dense server environments.

What software tools are available to configure the SI5338A-B05317-GM?

Skyworks ClockBuilder Pro is the official GUI-based configuration tool for the SI5338A-B05317-GM. It enables full register-level programming, jitter simulation, spread-spectrum setup, and export of I²C initialization scripts. Configuration files can be saved, shared, and loaded directly onto hardware via USB-to-I²C adapters or embedded host processors.

SI5338A-B05317-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338A-B05317-GM FAQ

1.How can I place an order for SI5338A-B05317-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338A-B05317-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338A-B05317-GM reliable?

The price and inventory of SI5338A-B05317-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B05317-GM is usually 5 days.

3.What payment methods are accepted for SI5338A-B05317-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B05317-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338A-B05317-GM?

SI5338A-B05317-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338A-B05317-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338A-B05317-GM?

For technical support, including SI5338A-B05317-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B05317-GM requirements.

6.How does Aetrix verify that SI5338A-B05317-GM is sourced from the original manufacturer or authorized distributors?

All SI5338A-B05317-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B05317-GM meets industry standards.

7.What is the process for return or replacement of SI5338A-B05317-GM?

All SI5338A-B05317-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B05317-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338A-B05317-GM part is unused and in its original packaging.

Return procedure for SI5338A-B05317-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…