Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338A-B05431-GM

Name: SI5338A-B05431-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338A-B05431-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338A-B05431-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338A-B05431-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,648

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338A-B05431-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis. It delivers four independent, any-frequency outputs (0.16–710 MHz), supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats, achieves 0.7 ps RMS phase jitter (typ), and operates from 1.8/2.5/3.3 V core supply in PCIe Gen 1–4 timing applications.

For engineers reviewing the SI5338A-B05431-GM datasheet, SI5338A-B05431-GM pinout, SI5338A-B05431-GM application, or SI5338A-B05431-GM equivalent, key selection criteria include PCIe Gen 4 SRNS compliance, independent per-output voltage control (1.5–3.3 V), glitchless 1 ppm frequency increment/decrement, <20 ps phase step resolution, and 4×4 mm 24-QFN package integration for high-density FPGA/processor clocking.

Technical Context

The SI5338A-B05431-GM implements a two-stage PLL architecture: a high-stability reference stage (input range 5–710 MHz) followed by four independent MultiSynth™ fractional-N synthesizers. Each output driver is fully configurable for format, voltage, and termination-enabling simultaneous differential (LVPECL/LVDS/HCSL/CML) and single-ended (CMOS/SSTL/HSTL) outputs.

It supports external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential (5–710 MHz) references. Spread spectrum (0.5–5.0% spread, 33–63 kHz modulation) and zero-delay mode via external feedback are implemented at the output stage, with loss-of-lock and loss-of-signal alarms monitored through INTR pin.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count & type	4 independent differential outputs (CLK0A/B to CLK3A/B); supports up to 8 single-ended or mixed-mode configurations
Frequency range	0.16–710 MHz per output; integer/fractional synthesis with 1 ppb resolution
Phase jitter (RMS)	0.7 ps typical (12 kHz–20 MHz), compliant with PCIe Gen 3/4 SRNS and GbE requirements
Supply voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V
Input reference support	External crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad
Operating temperature	–40 °C to +85 °C ambient, qualified for industrial and telecom line card environments

Pinout & Package

SI5338A-B05431-GM is housed in a 24-lead, 4 × 4 mm QFN package with wettable flanks and an exposed thermal pad (GND-connected). Pin 1 is top-left corner (IN1), pin numbering proceeds counter-clockwise.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential input pairs	Accept AC-coupled LVPECL/LVDS/HCSL/CML references up to 710 MHz; require external 100 Ω termination
IN3, IN4	Single-ended input pins	Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A–CLK3B	Differential output pairs	Four independent output drivers; each configurable for LVPECL/LVDS/HCSL/CML format and voltage
VDDO0–VDDO3	Output buffer supplies	Independent 1.5/1.8/2.5/3.3 V supplies per output bank; enable level translation across domains
VDD	Core supply	Single 1.8/2.5/3.3 V supply powering PLL, logic, and memory; PSRR optimized for noise immunity
SCL, SDA	I²C interface	SMBus-compatible 100/400 kHz interface; supports ClockBuilder Pro programming and runtime reconfiguration
INTR	Interrupt output	Open-drain status indicator for loss-of-lock (LOL) and loss-of-signal (LOS) events
RSVD_GND	Reserved ground	Internal test pin; must be connected to GND per layout guidelines

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enabling true zero-ppm accuracy on all outputs simultaneously
PCIe Gen 4 SRNS compliance	0.15–0.45 ps RMS jitter (10 kHz–50 MHz) in common-clock mode with 2–5 MHz PLL bandwidth
Glitchless frequency tuning	1 ppm step size with pin-controlled increment/decrement; update time ≤667 ns above 18 MHz
Per-output phase control	Programmable initial offset (±45 ns) and fine adjustment (<20 ps steps) for skew management across FPGAs or SerDes lanes
Flexible spread spectrum	Configurable on any output: 0.5–5.0% spread, 33–63 kHz modulation rate, supporting EMI reduction without clock tree redesign

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch Clocking
Use Scenario: High-speed switch ASIC requiring synchronized 100 MHz HCSL clocks for multiple PCIe Gen 4 lanes and internal logic. IC Role / Device Role / Timing Role: Primary clock generator providing four independent, low-jitter HCSL outputs with SRNS-compliant jitter performance. Use Value: Eliminates need for four discrete oscillators; enables dynamic frequency margining and phase alignment across lanes via I²C.	Use Scenario: 10 GbE/25 GbE switch fabric with multi-rate SerDes needing precise 156.25 MHz, 312.5 MHz, and 625 MHz clocks. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating exact rates from a single 25 MHz crystal reference. Use Value: Reduces BOM count and board space; supports IEEE 802.3bj jitter compliance with <0.7 ps RMS phase jitter.
FPGA Processor Clocking	Broadcast Video Timing
Use Scenario: Xilinx Versal or Intel Agilex FPGA requiring separate clocks for PL, PS, DDR, and transceivers. IC Role / Device Role / Timing Role: Configurable quad clock source delivering mixed-format outputs (LVDS for DDR, LVPECL for transceivers, CMOS for logic). Use Value: Single-chip solution replaces multiple buffers and synthesizers; per-output voltage control simplifies power domain interfacing.	Use Scenario: SMPTE ST 2082/ST 2081 video router needing SMPTE 2082 (270 MHz), ST 2081 (12 GHz derived), and genlock reference clocks. IC Role / Device Role / Timing Role: Precision frequency translator generating exact broadcast rates from a 10 MHz master reference. Use Value: Achieves <±100 ppb frequency accuracy and sub-20 ps phase step resolution for frame-accurate synchronization.

PCIe Gen 4 Switch Timing

Ethernet Switch Clocking

Use Scenario: High-speed switch ASIC requiring synchronized 100 MHz HCSL clocks for multiple PCIe Gen 4 lanes and internal logic.

IC Role / Device Role / Timing Role: Primary clock generator providing four independent, low-jitter HCSL outputs with SRNS-compliant jitter performance.

Use Value: Eliminates need for four discrete oscillators; enables dynamic frequency margining and phase alignment across lanes via I²C.

Use Scenario: 10 GbE/25 GbE switch fabric with multi-rate SerDes needing precise 156.25 MHz, 312.5 MHz, and 625 MHz clocks.

IC Role / Device Role / Timing Role: Any-frequency synthesizer generating exact rates from a single 25 MHz crystal reference.

Use Value: Reduces BOM count and board space; supports IEEE 802.3bj jitter compliance with <0.7 ps RMS phase jitter.

FPGA Processor Clocking

Broadcast Video Timing

Use Scenario: Xilinx Versal or Intel Agilex FPGA requiring separate clocks for PL, PS, DDR, and transceivers.

IC Role / Device Role / Timing Role: Configurable quad clock source delivering mixed-format outputs (LVDS for DDR, LVPECL for transceivers, CMOS for logic).

Use Value: Single-chip solution replaces multiple buffers and synthesizers; per-output voltage control simplifies power domain interfacing.

Use Scenario: SMPTE ST 2082/ST 2081 video router needing SMPTE 2082 (270 MHz), ST 2081 (12 GHz derived), and genlock reference clocks.

IC Role / Device Role / Timing Role: Precision frequency translator generating exact broadcast rates from a 10 MHz master reference.

Use Value: Achieves <±100 ppb frequency accuracy and sub-20 ps phase step resolution for frame-accurate synchronization.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05431-GM	Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), supports up to 12 outputs with dual-loop architecture	Targeted at ultra-low-jitter 5G infrastructure and optical transport where Si5338A-B05431-GM's 0.7 ps RMS is insufficient	Select when absolute jitter floor and crystal integration are critical; requires different PCB footprint and ClockBuilder configuration
ICS853S02IAGLF	Fixed-function 4-output LVDS clock generator; no I²C programmability, no frequency synthesis, max 250 MHz output	Used in cost-sensitive, static-clocking applications like legacy storage controllers where reconfigurability is unnecessary	Select only for fixed-frequency, non-reprogrammable designs; lacks PCIe Gen 4 support and per-output voltage control

Compared with Si5332A-D05431-GM and ICS853S02IAGLF, the SI5338A-B05431-GM uniquely balances field-programmability, wide frequency coverage (0.16–710 MHz), and industrial-grade jitter performance in a compact 4×4 mm package-making it optimal for FPGA-based systems requiring post-silicon clock tuning and mixed-signal domain interfacing.

Availability

SI5338A-B05431-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switch clocking, and FPGA processor clocking requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338A-B05431-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 family was designed as a highly configurable, low-jitter clock generator platform for high-speed digital systems-including PCIe, Ethernet, broadcast video, and FPGA-based infrastructure-where flexible, software-defined timing replaces fixed oscillators.

FAQ

What is the primary function of the SI5338A-B05431-GM in a system?

The SI5338A-B05431-GM serves as a quad-output, I²C-programmable clock generator that synthesizes four independent, any-frequency clocks (0.16–710 MHz) from a single reference. It replaces multiple discrete oscillators or buffers in high-speed digital systems such as PCIe switches, Ethernet routers, and FPGA platforms-providing precise timing with 0.7 ps RMS jitter and per-output format/voltage control.

Does the SI5338A-B05431-GM support PCIe Gen 4 timing requirements?

Yes, the SI5338A-B05431-GM meets PCIe Gen 4 Common Clock jitter specifications (0.15–0.45 ps RMS, 10 kHz–50 MHz) when configured with a 2–5 MHz PLL bandwidth and HCSL outputs. It is explicitly validated for PCIe Gen 1/2/3/4 Common Clock and Gen 3 SRNS compliance per Skyworks documentation, making it suitable for switch ASICs and host controllers requiring strict jitter budgets.

How is the SI5338A-B05431-GM programmed and configured?

The SI5338A-B05431-GM is programmed via its I²C/SMBus-compatible interface using Skyworks' ClockBuilder Pro software. This GUI tool enables full register configuration-including input reference selection, MultiSynth divider values, output format/voltage, spread spectrum, and phase offsets-and generates custom configuration files for one-time OTP programming or runtime loading.

What package and thermal characteristics does the SI5338A-B05431-GM have?

The SI5338A-B05431-GM uses a 24-pin QFN package measuring 4 × 4 mm with 0.5 mm pitch and an exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, enabling reliable operation at full load within the –40 °C to +85 °C industrial temperature range. The exposed pad must be soldered to a solid GND plane for optimal thermal and electrical performance.

Can the SI5338A-B05431-GM generate both differential and single-ended outputs simultaneously?

Yes, the SI5338A-B05431-GM supports mixed-mode operation: up to four differential outputs (LVPECL/LVDS/HCSL/CML) and up to eight single-ended outputs (CMOS/SSTL/HSTL), or any combination thereof. Each output bank (CLK0–CLK3) is independently configurable for signal format, voltage (1.5/1.8/2.5/3.3 V), and termination-enabling direct interfacing with diverse logic families on the same board.

SI5338A-B05431-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338A-B05431-GM FAQ

1.How can I place an order for SI5338A-B05431-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338A-B05431-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338A-B05431-GM reliable?

The price and inventory of SI5338A-B05431-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B05431-GM is usually 5 days.

3.What payment methods are accepted for SI5338A-B05431-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B05431-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338A-B05431-GM?

SI5338A-B05431-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338A-B05431-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338A-B05431-GM?

For technical support, including SI5338A-B05431-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B05431-GM requirements.

6.How does Aetrix verify that SI5338A-B05431-GM is sourced from the original manufacturer or authorized distributors?

All SI5338A-B05431-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B05431-GM meets industry standards.

7.What is the process for return or replacement of SI5338A-B05431-GM?

All SI5338A-B05431-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B05431-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338A-B05431-GM part is unused and in its original packaging.

Return procedure for SI5338A-B05431-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…