Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338A-B05709-GM

Name: SI5338A-B05709-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338A-B05709-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338A-B05709-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338A-B05709-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,739

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338A-B05709-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338A-B05709-GM datasheet, SI5338A-B05709-GM pinout, SI5338A-B05709-GM application, or SI5338A-B05709-GM equivalent, key selection considerations include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage control (1.5–3.3 V), programmable phase/frequency increment (±45 ns / 20 ps step), spread-spectrum capability (0.5–5.0% at 33–63 kHz), and loss-of-lock/loss-of-signal alarm support.

Technical Context

The SI5338A-B05709-GM implements a two-stage PLL architecture: a high-performance integer-N PLL (1.6 MHz loop bandwidth) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesis blocks per output. Each MultiSynth supports integer or fractional mode, enabling true zero-ppm frequency accuracy and sub-ppb resolution (1 ppb).

Its output stage provides flexible signal formatting - LVPECL/LVDS/HCSL/CML/CMOS/SSTL/HSTL - with per-driver supply voltage selection (VDDO0–VDDO3), independent enable/disable (OEB), glitchless frequency adjustment via PINC/FINC pins, and <20 ps phase step resolution. External feedback mode enables zero-delay operation.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS and Gen 4 common clock jitter requirements
Output Frequency Range	0.16–710 MHz per channel; supports up to two >350 MHz outputs simultaneously (Fvco/4 & Fvco/6)
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply Voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.4–3.63 V per VDDOx rail
Operating Temperature	–40 °C to +85 °C; qualified for industrial and telecom line card environments
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch; thermally enhanced with exposed pad
Power Consumption	45 mA typical core current at 100 MHz on all outputs and 25 MHz reference

Pinout & Package

SI5338A-B05709-GM uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed across Si5338 family variants per Skyworks Rev. 1.6 datasheet Figure 1 (Top View).

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential input pair #1	Accepts 5–710 MHz AC-coupled differential clock; requires external 100 Ω termination
IN3, IN4	Single-ended input pair	Supports CMOS/SSTL/HSTL inputs (5–350 MHz); IN3 = CLKIN1, IN4 = CLKIN2
IN5, IN6	Differential input pair #2	Second 5–710 MHz differential reference path; enables dual-reference redundancy or translation
CLK0A, CLK0B	Differential output #0	LVPECL/LVDS/HCSL/CML configurable; VDDO0 sets output voltage (1.5–3.3 V)
CLK1A, CLK1B	Differential output #1	Independent format/voltage configuration; supports same frequency ranges as CLK0
CLK2A, CLK2B	Differential output #2	Third fully independent output; supports HCSL up to 250 MHz, LVDS up to 710 MHz
CLK3A, CLK3B	Differential output #3	Fourth output with identical configurability; enables quad-clock fanout without external buffers
VDDO0–VDDO3	Output buffer supplies	Each powers one output pair; decoupling required per Skyworks layout guidelines
VDD	Core supply	1.8/2.5/3.3 V ±10%; PSRR optimized for low-noise clock generation
SCL, SDA	I²C/SMBus interface	Standard 100/400 kHz operation; supports ClockBuilder Pro programming
INTR	Interrupt output	Open-drain status flag for loss-of-lock (LOL) and loss-of-signal (LOS) events
OEB, PINC, FINC	Control inputs	OEB enables/disables all outputs; PINC/FINC allow real-time glitchless phase/frequency adjustment
GND, RSVD_GND	Ground connections	Multiple GND pins and reserved ground pad ensure low-impedance return paths and EMI control

Key Features

Feature	Design Value
MultiSynth™ any-frequency synthesis	Four independent outputs each synthesize any frequency from 0.16 to 710 MHz with 0 ppm error in integer mode
PCIe Gen 1–4 compliance	Meets Common Clock (Gen 1/2/3/4) and Gen 3 SRNS jitter specs; validated using Intel Clock Jitter Tool
Programmable spread spectrum	Configurable on any output: 0.5–5.0% spread, 33–63 kHz modulation rate, reducing EMI in dense PCB layouts
Independent output voltage per driver	VDDO0–VDDO3 support 1.5/1.8/2.5/3.3 V selection - enables mixed-voltage system clocking without level shifters
Glitchless frequency adjustment	PINC/FINC pins enable real-time 1 ppm-step frequency changes without output interruption or phase discontinuity
External feedback mode	Supports zero-delay configuration for clock distribution networks requiring minimal propagation skew

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch/Routing
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a 1U data center switch chassis. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with matched phase alignment. Use Value: Eliminates need for four discrete oscillators; reduces BOM count, board area, and power while meeting PCIe Gen 4 common clock TJ < 33.6 ps pk-pk requirement.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10/25 GbE PHYs and packet processors in carrier-grade Ethernet switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer producing precise Ethernet line rates with independent output formats (LVDS for PHYs, HCSL for processors). Use Value: Enables single-device support for multi-rate Ethernet interfaces; avoids custom oscillator sourcing and simplifies firmware clock management.
Broadcast Video Timing	FPGA/Processor Clocking
Use Scenario: Delivering SMPTE ST 2082 (12G-SDI) 594 MHz and ST 2081 (6G-SDI) 297 MHz clocks plus auxiliary 27 MHz and 74.25 MHz references in broadcast camera control units. IC Role / Device Role / Timing Role: High-frequency quad clock generator with sub-ps jitter performance for deterministic video frame synchronization. Use Value: Meets SMPTE jitter limits (< 0.2 UI) at 12G-SDI; eliminates timing-induced video artifacts and ensures clean genlock across multi-channel systems.	Use Scenario: Supplying 500 MHz processor core clock, 200 MHz DDR4 memory clock, 100 MHz peripheral bus clock, and 25 MHz debug interface clock to Xilinx Versal ACAP in aerospace avionics. IC Role / Device Role / Timing Role: Configurable quad clock source supporting mixed-signal SoC timing with independent voltage and format control. Use Value: Reduces inter-chip skew between CPU, memory, and peripherals; enables dynamic voltage scaling per domain without external regulators.

PCIe Gen 4 Switch Timing

Ethernet Switch/Routing

Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ASICs in a 1U data center switch chassis.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with matched phase alignment.

Use Value: Eliminates need for four discrete oscillators; reduces BOM count, board area, and power while meeting PCIe Gen 4 common clock TJ < 33.6 ps pk-pk requirement.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10/25 GbE PHYs and packet processors in carrier-grade Ethernet switches.

IC Role / Device Role / Timing Role: Any-frequency synthesizer producing precise Ethernet line rates with independent output formats (LVDS for PHYs, HCSL for processors).

Use Value: Enables single-device support for multi-rate Ethernet interfaces; avoids custom oscillator sourcing and simplifies firmware clock management.

Broadcast Video Timing

FPGA/Processor Clocking

Use Scenario: Delivering SMPTE ST 2082 (12G-SDI) 594 MHz and ST 2081 (6G-SDI) 297 MHz clocks plus auxiliary 27 MHz and 74.25 MHz references in broadcast camera control units.

IC Role / Device Role / Timing Role: High-frequency quad clock generator with sub-ps jitter performance for deterministic video frame synchronization.

Use Value: Meets SMPTE jitter limits (< 0.2 UI) at 12G-SDI; eliminates timing-induced video artifacts and ensures clean genlock across multi-channel systems.

Use Scenario: Supplying 500 MHz processor core clock, 200 MHz DDR4 memory clock, 100 MHz peripheral bus clock, and 25 MHz debug interface clock to Xilinx Versal ACAP in aerospace avionics.

IC Role / Device Role / Timing Role: Configurable quad clock source supporting mixed-signal SoC timing with independent voltage and format control.

Use Value: Reduces inter-chip skew between CPU, memory, and peripherals; enables dynamic voltage scaling per domain without external regulators.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B05710-GM	Same silicon; factory-programmed with different default configuration (different output frequencies and formats preloaded in OTP NVM)	Pre-configured for alternate reference input (e.g., 25 MHz crystal vs. 100 MHz differential) and output set	Select when requiring out-of-box operation matching specific board-level clock tree without ClockBuilder Pro reprogramming
LMK04832ISQE/NOPB	Two PLLs + eight outputs; higher power (120 mA typ); supports JESD204B subclass 1; no integrated crystal driver	Targeted at JESD204B converter timing and ultra-low-jitter instrumentation; lacks crystal oscillator integration	Choose for deterministic latency, dual-loop redundancy, or JESD204B deterministic delay; not drop-in due to pin count, power, and footprint differences

Compared with Si5338A-B05710-GM, SI5338A-B05709-GM offers identical silicon performance but distinct factory OTP settings; compared with LMK04832, SI5338A-B05709-GM delivers lower power, smaller footprint, and integrated crystal support - making it optimal for space-constrained PCIe and Ethernet applications where four outputs suffice.

Availability

SI5338A-B05709-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching/routing, and broadcast video timing requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338A-B05709-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog ICs for infrastructure, automotive, and mobile markets.

The Si5338 product line delivers highly configurable, low-jitter clock generators for high-speed serial interfaces - designed specifically to replace multiple discrete oscillators and simplify timing architecture in PCIe, Ethernet, and broadcast systems.

FAQ

What is the primary function of the SI5338A-B05709-GM?

The SI5338A-B05709-GM is an I²C-programmable quad clock generator that synthesizes four independent, low-jitter output clocks from a single reference input. It uses Skyworks' MultiSynth™ technology to achieve 0 ppm frequency accuracy and supports PCIe Gen 1–4, Ethernet, and broadcast video timing standards. Its role is to consolidate multiple oscillator functions into one device while maintaining sub-ps jitter performance.

Does the SI5338A-B05709-GM support crystal oscillator input?

Yes, the SI5338A-B05709-GM supports external crystals from 8 to 30 MHz on dedicated IN1/IN2 pins. The internal crystal oscillator circuit includes programmable load capacitance (11–13 pF supported, 17–19 pF recommended) and drive-level control, enabling direct connection of standard fundamental-mode crystals without external components.

Can the SI5338A-B05709-GM generate different output formats simultaneously?

Yes, the SI5338A-B05709-GM supports simultaneous LVPECL, LVDS, HCSL, CML, CMOS, SSTL, and HSTL outputs - one format per output pair (CLK0A/B through CLK3A/B). Each output driver is independently configurable for format, frequency, voltage (via VDDOx), and enable state, enabling mixed-signal system clocking without external level translators.

How is the SI5338A-B05709-GM programmed and configured?

The SI5338A-B05709-GM is programmed via its I²C/SMBus interface using Skyworks' ClockBuilder Pro software, which generates configuration files and supports real-time register tuning. Factory OTP memory stores the default configuration (B05709), but users can reprogram volatile RAM or write new settings to OTP. Pin-based controls (PINC/FINC/OEB) also allow runtime adjustments without host intervention.

What thermal and power specifications apply to the SI5338A-B05709-GM?

The SI5338A-B05709-GM operates from –40 °C to +85 °C with a junction-to-ambient thermal resistance (θJA) of 37 °C/W. Core supply current is 45 mA typical at 100 MHz on all outputs and 25 MHz reference; output buffer current varies by format and frequency (e.g., 30 mA max for LVPECL at 710 MHz). Proper PCB thermal pad soldering and decoupling are required to maintain performance.

SI5338A-B05709-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338A-B05709-GM FAQ

1.How can I place an order for SI5338A-B05709-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338A-B05709-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338A-B05709-GM reliable?

The price and inventory of SI5338A-B05709-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B05709-GM is usually 5 days.

3.What payment methods are accepted for SI5338A-B05709-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B05709-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338A-B05709-GM?

SI5338A-B05709-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338A-B05709-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338A-B05709-GM?

For technical support, including SI5338A-B05709-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B05709-GM requirements.

6.How does Aetrix verify that SI5338A-B05709-GM is sourced from the original manufacturer or authorized distributors?

All SI5338A-B05709-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B05709-GM meets industry standards.

7.What is the process for return or replacement of SI5338A-B05709-GM?

All SI5338A-B05709-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B05709-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338A-B05709-GM part is unused and in its original packaging.

Return procedure for SI5338A-B05709-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…