Skyworks Solutions Inc. SI5338A-B05709-GMR
- Part No.:
- SI5338A-B05709-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338A-B05709-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:3,520
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338A-B05709-GMR from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis. It delivers four independent, any-frequency outputs (0.16–710 MHz), supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats, achieves 0.7 ps RMS phase jitter, and operates from 1.8/2.5/3.3 V core supply in a 4×4 mm 24-QFN package - used in PCIe Gen 4 timing, FPGA clocking, and broadcast video systems.
For engineers reviewing the SI5338A-B05709-GMR datasheet, SI5338A-B05709-GMR pinout, SI5338A-B05709-GMR application, or SI5338A-B05709-GMR equivalent, key selection criteria include PCIe Gen 4 SRNS compliance, independent per-output voltage control (1.5–3.3 V), 1 ppm frequency increment/decrement, <20 ps phase step resolution, and spread-spectrum capability (0.5–5.0% at 33–63 kHz).
Technical Context
The SI5338A-B05709-GMR implements a two-stage PLL architecture: a high-stability reference stage (with crystal or external clock input) feeding a fractional-N MultiSynth™ synthesis stage per output. Each of the four outputs features independent R, M, and P dividers enabling integer or fractional frequency generation with true zero-ppm accuracy.
It supports flexible input references - 8–30 MHz crystal, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, or 5–710 MHz differential - and provides loss-of-lock and loss-of-signal alarms. Output drivers are independently configurable for format, voltage, enable, and spread-spectrum modulation, with glitchless frequency/phase adjustments via pin or I²C control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count & type | 4 differential clock outputs (CLK0A/B through CLK3A/B), configurable as 4 diff, 8 single-ended, or mixed |
| Frequency range per output | 0.16–710 MHz (LVPECL/LVDS), 0.16–250 MHz (HCSL), 0.16–200 MHz (CMOS), 0.16–350 MHz (SSTL/HSTL) |
| Phase jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz), compliant with PCIe Gen 3/4 SRNS and GbE jitter specs |
| Supply voltages | Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently selectable 1.5/1.8/2.5/3.3 V per driver |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating temperature | –40 °C to +85 °C ambient, suitable for industrial and telecom line card environments |
| I²C interface | SMBus-compatible, 100/400 kHz modes, supports ClockBuilder Pro configuration and field reprogramming |
Pinout & Package
SI5338A-B05709-GMR is housed in a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with an exposed thermal pad. Pin assignments follow Skyworks' standard Si5338 layout: inputs IN1–IN6 (differential and single-ended), outputs CLK0A/B–CLK3A/B, power pins VDD, VDDO0–VDDO3, control pins SCL/SDA/INTR/OEB, and reserved ground (RSVD_GND).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential clock inputs | Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination |
| IN3/IN4 | Single-ended clock inputs | Support 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL; DC-coupled, 3.3/2.5/1.8 V tolerant |
| CLK0A/CLK0B – CLK3A/CLK3B | Differential clock outputs | Four independent pairs; each configurable for LVPECL/LVDS/HCSL/CML with programmable swing and common-mode |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V rails per output pair - enables mixed-voltage system interfacing |
| SCL/SDA | I²C serial interface | Configures all registers, NVM, and runtime parameters; supports multi-device addressing |
| INTR | Interrupt output | Open-drain status indicator for loss-of-lock, loss-of-signal, or configuration error events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis per output | Enables independent, any-frequency generation (0.16–710 MHz) with 0 ppm precision and 1 ppb resolution |
| PCIe Gen 4 Common Clock & SRNS compliance | Meets 0.15–0.45 ps RMS jitter requirement for Gen 4 CDR applications with 2–5 MHz PLL bandwidth |
| Independent per-output voltage control | Each output pair (CLK0–CLK3) powered by dedicated VDDOx rail - eliminates level-shifter ICs in mixed-voltage designs |
| Glitchless frequency/phase tuning | Hardware pin-controlled 1 ppm frequency steps and <20 ps phase steps enable real-time dynamic adjustment without output interruption |
| Programmable spread spectrum | Per-output SSC with 0.5–5.0% spread depth and 33–63 kHz modulation rate reduces EMI in dense PCB layouts |
| External feedback mode | Supports zero-delay operation by routing one output back to INx - critical for synchronous clock distribution networks |
Applications
| PCIe Gen 4 Server Backplane | FPGA-Based Broadcast Video Timing |
|---|---|
Use Scenario: Generating synchronized 100 MHz reference clocks for multiple PCIe Gen 4 slots and root complexes in a 1U server motherboard. IC Role / Device Role / Timing Role: Quad-output clock generator providing four independent, low-jitter PCIe-compliant clocks with SRNS support and spread-spectrum capability. Use Value: Eliminates four discrete oscillators; meets Intel's PCIe Gen 4 jitter spec (≤0.45 ps RMS) while reducing board area and BOM cost. |
Use Scenario: Delivering precise 74.25 MHz, 148.5 MHz, and 297 MHz pixel clocks to multiple FPGAs and video DACs in a 4K/8K broadcast encoder rack. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer generating exact SMPTE ST 2082/ST 2081 rates with sub-20 ps phase alignment across outputs. Use Value: Enables frame-accurate multi-channel video synchronization without external delay calibration or manual trimming. |
| Telecom Line Card Synchronization | Industrial Ethernet Switch Timing |
Use Scenario: Providing stratum-3–equivalent timing for TDM-over-packet and SyncE interfaces on a dual-port 10G line card with OC-192/SONET compatibility. IC Role / Device Role / Timing Role: Frequency translator converting 19.44 MHz OC-12 reference to 155.52 MHz, 622.08 MHz, and 2.488 GHz outputs with <0.7 ps RMS jitter. Use Value: Achieves OC-12 random jitter spec (≤1 ps RMS) while supporting holdover via internal oscillator and alarm monitoring. |
Use Scenario: Clocking three 1 GbE PHYs and one 10 GbE MAC in a managed industrial switch operating in extended temperature (-40 °C to +85 °C). IC Role / Device Role / Timing Role: Configurable clock buffer and level translator delivering 125 MHz (GMII), 250 MHz (XGMII), and 625 MHz (XAUI) clocks with LVDS and CMOS outputs. Use Value: Single-chip solution replaces discrete buffers and level shifters; maintains <10 ps pk-pk cycle-cycle jitter across temperature and voltage variation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B05710-GMR | Same silicon, factory-programmed with different default configuration (different output frequencies and formats preloaded in OTP) | Pre-configured for alternate reference input (e.g., 25 MHz crystal vs. 100 MHz differential) and output set | Select when requiring out-of-box operation matching a specific board design without ClockBuilder Pro programming |
| LMK04832RHAR | Two PLLs (vs. one reference + four MultiSynths), higher power (120 mA), larger 48-QFN package, supports JESD204B deterministic latency | Targeted at high-speed data converter timing with sub-ns skew control and digital delay, not general-purpose any-frequency synthesis | Choose for JESD204B baseband systems needing deterministic latency and dual-loop redundancy - not drop-in replacement |
Compared with SI5338A-B05709-GMR, Si5338A-B05710-GMR offers identical performance but different factory defaults, while LMK04832RHAR adds JESD204B features at the cost of higher power, larger footprint, and reduced frequency flexibility - making it unsuitable for PCIe or broadcast video where compact size and wide synthesis range are critical.
Availability
SI5338A-B05709-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 server platforms, FPGA-based broadcast video equipment, and telecom line cards requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338A-B05709-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.
The Si5338 family was designed as a highly configurable, low-jitter clock generator platform for replacing multiple discrete oscillators in high-speed digital systems - targeting PCIe, Ethernet, broadcast, and telecom applications demanding precision, flexibility, and small footprint.
FAQ
What is the primary function of the SI5338A-B05709-GMR?
The SI5338A-B05709-GMR is a quad-output, I²C-programmable clock generator using Skyworks' MultiSynth™ technology to synthesize any frequency from 0.16 MHz to 710 MHz on each output. It replaces up to four crystal oscillators, supports PCIe Gen 4 SRNS compliance, and enables independent configuration of format, voltage, and jitter performance per output - all within a 4×4 mm QFN package.
Does the SI5338A-B05709-GMR support PCIe Gen 4 timing requirements?
Yes, the SI5338A-B05709-GMR meets PCIe Gen 4 Common Clock jitter specifications (≤0.45 ps RMS, 10 kHz–50 MHz) and SRNS (Separate Reference No Spread) requirements (≤0.32 ps RMS) when configured with a 2–5 MHz PLL bandwidth and appropriate input reference. Its 0.7 ps RMS typical phase jitter and validated PCIe jitter test results confirm compliance per PCI-SIG Base Spec 4.0.
How many independent output voltage supplies does the SI5338A-B05709-GMR support?
The SI5338A-B05709-GMR supports four independent output buffer supply rails - VDDO0, VDDO1, VDDO2, and VDDO3 - each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows simultaneous interfacing with mixed-voltage devices (e.g., 1.8 V FPGA banks and 3.3 V PHYs) without external level shifters, directly driving LVPECL, LVDS, HCSL, CMOS, SSTL, or HSTL loads.
Can the SI5338A-B05709-GMR generate spread-spectrum clocking (SSC)?
Yes, the SI5338A-B05709-GMR supports per-output spread-spectrum clocking with programmable depth (0.5–5.0%), modulation rate (33–63 kHz), and direction (down-spread only). SSC can be enabled independently on any output to reduce electromagnetic interference (EMI) in noise-sensitive applications such as display interfaces or high-density server backplanes - without affecting other outputs.
What development tools are available for configuring the SI5338A-B05709-GMR?
Skyworks' ClockBuilder Pro software is the official GUI tool for configuring the SI5338A-B05709-GMR - enabling full register setup, NVM programming, jitter simulation, and export of configuration files. The SI5338A-B05709-GMR also supports the Skyworks PCIe Clock Jitter Tool for rapid validation against PCIe jitter masks, and its I²C interface allows integration into automated test and field-upgrade workflows.
SI5338A-B05709-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338A-B05709-GMR FAQ
1.How can I place an order for SI5338A-B05709-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338A-B05709-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338A-B05709-GMR reliable?
The price and inventory of SI5338A-B05709-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B05709-GMR is usually 5 days.
3.What payment methods are accepted for SI5338A-B05709-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B05709-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338A-B05709-GMR?
SI5338A-B05709-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338A-B05709-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338A-B05709-GMR?
For technical support, including SI5338A-B05709-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B05709-GMR requirements.
6.How does Aetrix verify that SI5338A-B05709-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338A-B05709-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B05709-GMR meets industry standards.
7.What is the process for return or replacement of SI5338A-B05709-GMR?
All SI5338A-B05709-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B05709-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338A-B05709-GMR part is unused and in its original packaging.
Return procedure for SI5338A-B05709-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338A-B05709-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

