Skyworks Solutions Inc. SI5338A-B05922-GM
- Part No.:
- SI5338A-B05922-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338A-B05922-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:2,180
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338A-B05922-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator implementing MultiSynth™ frequency synthesis with 0 ppm precision per output, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats across 0.16–710 MHz. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338A-B05922-GM datasheet, SI5338A-B05922-GM pinout, SI5338A-B05922-GM application, or SI5338A-B05922-GM equivalent, key selection considerations include its 24-QFN package, independent output voltage per driver (1.5/1.8/2.5/3.3 V), flexible reference inputs (crystal, CMOS, differential), and glitchless 1 ppm frequency increment/decrement capability.
Technical Context
The SI5338A-B05922-GM integrates a two-stage PLL architecture: a high-performance integer-N PLL (Stage 1) locks to an input reference (8–30 MHz crystal or 5–710 MHz external clock), followed by four independent MultiSynth™ fractional-N synthesizers (Stage 2) generating outputs with sub-ppb resolution. Each output path includes configurable drivers, programmable phase offset (±45 ns), and spread-spectrum control.
It supports both free-running synthesis and synchronous frequency translation modes, with loss-of-lock and loss-of-signal alarms, external feedback for zero-delay operation, and I²C/SMBus programming. Core supply operates at 1.8/2.5/3.3 V; each output bank (VDDO0–VDDO3) is independently powered for mixed-voltage system interfacing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Count | Four independent differential or single-ended clock outputs (CLK0A/B through CLK3A/B) |
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 common clock jitter requirements |
| Frequency Range | 0.16–710 MHz per output; supports LVPECL/LVDS (≤710 MHz), HCSL (≤250 MHz), CMOS (≤200 MHz) |
| Input Reference | External crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply Voltages | Core: 1.8/2.5/3.3 V; Output banks: independently configurable 1.5/1.8/2.5/3.3 V |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating Temp | –40 °C to +85 °C ambient; qualified for industrial and telecom line card environments |
Pinout & Package
SI5338A-B05922-GM is housed in a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with an exposed thermal pad. Pin assignments are fixed per the Si5338 family and verified in Skyworks Rev. 1.6 datasheet Figure 1 (Top View).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2 | Differential input pair | Accepts 5–710 MHz AC-coupled differential reference; internal 100 Ω termination enabled |
| IN3, IN4 | Single-ended input pair | Supports 5–200 MHz CMOS-level clocks; VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A, CLK0B – CLK3A, CLK3B | Differential output pairs | Four independent output banks; each configurable for LVPECL/LVDS/HCSL/CML/SSTL/HSTL |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V rails per output bank; enables mixed-signal voltage domain interfacing |
| SCL, SDA | I²C interface | Standard SMBus-compatible 100/400 kHz bus; supports in-system programming and dynamic reconfiguration |
| INTR | Interrupt output | Open-drain status indicator for loss-of-lock, loss-of-signal, or configuration error events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enabling any-frequency generation with true zero ppm accuracy on all outputs |
| Glitchless frequency tuning | 1 ppm step size via PINC/FDEC pins or I²C; update time ≤667 ns for outputs >18 MHz |
| Programmable phase offset | ±45 ns range per output with <20 ps step resolution; supports skew alignment in multi-clock domains |
| Spread spectrum control | Configurable on any output: 0.5–5.0% spread, 33–63 kHz modulation rate, 5–350 MHz frequency range |
| PCIe Gen 4 compliance | Meets PCIe Base Spec 4.0 common clock jitter limits (0.15–0.45 ps RMS) with PLL BW 2–5 MHz and CDR = 10 MHz |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: Providing synchronized 100 MHz HCSL clocks to multiple PCIe Gen 4 switch ASICs in a data center fabric. IC Role / Device Role / Timing Role: Quad-output clock generator delivering low-jitter, phase-aligned reference clocks with independent SSC control per port. Use Value: Enables full Gen 4 link training and stable 16 GT/s operation while meeting Intel's PCIe jitter mask via 0.15–0.45 ps RMS performance. |
Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10/25 GbE PHYs and packet processors in carrier-grade Ethernet switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer replacing discrete XO arrays; supports mixed-rate, mixed-format clocking from single device. Use Value: Reduces BOM count by 4× versus crystal oscillators; eliminates board-level skew with sub-100 ps output-to-output skew. |
| Broadcast Video Timing | FPGA/Processor Clocking |
Use Scenario: Delivering SMPTE ST 2082 (28.63636 MHz), ST 292 (27 MHz), and ST 2081 (74.25 MHz) reference clocks to video encoder/decoder FPGAs in broadcast infrastructure. IC Role / Device Role / Timing Role: Precision clock generator with zero ppm synthesis accuracy and ultra-low jitter for pixel-accurate video synchronization. Use Value: Eliminates frame jitter and lip-sync errors; supports simultaneous multi-standard timing without external dividers. |
Use Scenario: Supplying core, DDR, and peripheral clocks (e.g., 100 MHz, 200 MHz, 300 MHz) to Xilinx Versal and Intel Agilex FPGAs in AI inference accelerators. IC Role / Device Role / Timing Role: Configurable quad clock source with independent voltage rails (1.8 V, 2.5 V, 3.3 V) matching FPGA I/O bank requirements. Use Value: Simplifies power sequencing and eliminates level-shifter ICs; enables dynamic frequency scaling via I²C during runtime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output programmable clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B05923-GM | Same silicon; factory-programmed with different default configuration (e.g., output format, startup frequency) | Pre-configured for alternate reference input or output voltage set; requires no initial I²C programming | Select when preloaded register map matches target system boot requirements without host initialization. |
| LMK04832ISQE/NOPB | Two PLLs + eight outputs; higher integration but larger 64-QFN package; 0.15 ps RMS jitter (lower) | Supports dual-loop jitter cleaning; better suited for RF/data converter clocking than pure synthesis | Choose when jitter cleaning of noisy references is required, or when >4 outputs are needed in same footprint-constrained design. |
Compared with SI5338A-B05922-GM, the Si5338A-B05923-GM offers identical performance with factory-tuned defaults, reducing firmware bring-up time, while the LMK04832 provides superior jitter cleaning and more outputs at the cost of larger size and higher complexity-making SI5338A-B05922-GM optimal for compact, cost-sensitive any-frequency synthesis.
Availability
SI5338A-B05922-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching/routing, and broadcast video timing requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5338A-B05922-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, timing, and connectivity solutions for wireless infrastructure, automotive, and industrial markets.
The Si5338 product line delivers highly configurable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-enabling system architects to consolidate timing functions into a single programmable IC.
FAQ
What is the primary function of the SI5338A-B05922-GM?
The SI5338A-B05922-GM is a quad-output, I²C-programmable clock generator using Skyworks' MultiSynth™ technology to synthesize any frequency from 0.16 MHz to 710 MHz on each output with 0 ppm precision. It serves as a drop-in replacement for up to four discrete crystal oscillators in applications demanding low phase jitter (0.7 ps RMS typical), PCIe Gen 4 compliance, and flexible signal format support.
Does the SI5338A-B05922-GM support PCIe Gen 4 timing requirements?
Yes, the SI5338A-B05922-GM meets PCIe Gen 4 common clock jitter specifications per the PCI-SIG Base Specification 4.0 rev. 0.5, delivering 0.15–0.45 ps RMS jitter (12 kHz–20 MHz) when configured with PLL bandwidth 2–5 MHz and CDR = 10 MHz. It is explicitly validated for PCIe Gen 1/2/3/4 Common Clock and Gen 3 SRNS modes.
How many independent output voltage supplies does the SI5338A-B05922-GM support?
The SI5338A-B05922-GM supports four independent output buffer supply rails-VDDO0, VDDO1, VDDO2, and VDDO3-each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows direct interfacing with mixed-voltage devices (e.g., 1.8 V FPGA I/O banks and 3.3 V legacy peripherals) without external level shifters.
Can the SI5338A-B05922-GM generate different frequencies simultaneously on its four outputs?
Yes, the SI5338A-B05922-GM synthesizes four fully independent output frequencies using separate MultiSynth™ engines. Each output supports distinct frequencies (e.g., 100 MHz, 125 MHz, 156.25 MHz, 312.5 MHz), formats (LVDS, HCSL, CMOS), and supply voltages-all programmable via I²C. No shared dividers or constraints bind the outputs.
What reference inputs are compatible with the SI5338A-B05922-GM?
The SI5338A-B05922-GM accepts multiple reference types: 8–30 MHz fundamental-mode crystals (with on-chip load capacitance tuning), 5–200 MHz CMOS single-ended clocks (on IN3/IN4), 5–350 MHz SSTL/HSTL inputs (on IN3/IN4), and 5–710 MHz differential clocks (on IN1/IN2, IN5/IN6). All inputs support loss-of-signal detection.
SI5338A-B05922-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338A-B05922-GM FAQ
1.How can I place an order for SI5338A-B05922-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338A-B05922-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338A-B05922-GM reliable?
The price and inventory of SI5338A-B05922-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B05922-GM is usually 5 days.
3.What payment methods are accepted for SI5338A-B05922-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B05922-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338A-B05922-GM?
SI5338A-B05922-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338A-B05922-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338A-B05922-GM?
For technical support, including SI5338A-B05922-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B05922-GM requirements.
6.How does Aetrix verify that SI5338A-B05922-GM is sourced from the original manufacturer or authorized distributors?
All SI5338A-B05922-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B05922-GM meets industry standards.
7.What is the process for return or replacement of SI5338A-B05922-GM?
All SI5338A-B05922-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B05922-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338A-B05922-GM part is unused and in its original packaging.
Return procedure for SI5338A-B05922-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338A-B05922-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

