Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338A-B05922-GMR

Name: SI5338A-B05922-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338A-B05922-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338A-B05922-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338A-B05922-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,138

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338A-B05922-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in Ethernet switch/router and FPGA clocking systems.

For engineers reviewing the SI5338A-B05922-GMR datasheet, SI5338A-B05922-GMR pinout, SI5338A-B05922-GMR application, or SI5338A-B05922-GMR equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage control (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and I²C/SMBus programmability with ClockBuilder Pro support.

Technical Context

The SI5338A-B05922-GMR implements a two-stage PLL architecture: a high-stability integer-N PLL (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesizers (Stage 2) generating each output. Each MultiSynth supports integer or fractional mode with <20 ps phase step resolution and 1 ppm frequency increment/decrement.

Its output stage provides per-driver configurability for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats, with independent VDDO supplies and on-chip termination. The device supports external feedback for zero-delay mode and includes loss-of-lock and loss-of-signal alarms via the INTR pin.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps - meets PCIe Gen 3 SRNS and GbE jitter requirements at 125 MHz output
Output Frequency Range	0.16–710 MHz - covers PCIe 100 MHz, Ethernet 125/156.25 MHz, and Fibre Channel 1.0625 GHz (via Fvco/4)
Input Reference Support	8–30 MHz crystal, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, 5–710 MHz differential - enables flexible system clock sourcing
Supply Voltages	VDD = 1.8/2.5/3.3 V; VDDOx = 1.4–3.63 V - allows mixed-voltage board design with independent output driver biasing
Operating Temperature	–40 to +85 °C - qualified for industrial and telecom line card environments
Package	24-pin QFN, 4 × 4 mm - space-constrained PCBs with thermal resistance θJA = 37 °C/W

Pinout & Package

SI5338A-B05922-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments follow the standard Si5338 top-view layout: pins 1–24 include six input clocks (IN1–IN6), eight output terminals (CLK0A/B through CLK3A/B), four VDDO supplies (VDDO0–VDDO3), dual core VDD, SCL/SDA/I²C interface, INTR alarm, and reserved ground.

Pin/Terminal	Circuit Role	Design Meaning
CLK0A / CLK0B	Differential Output Pair 0	LVPECL/LVDS/HCSL-configurable clock output with independent VDDO0 supply and phase/frequency control
CLK1A / CLK1B	Differential Output Pair 1	Second independent output pair supporting same format flexibility and 0.16–710 MHz synthesis
CLK2A / CLK2B	Differential Output Pair 2	Third output pair with identical MultiSynth™ engine and spread-spectrum modulation capability
CLK3A / CLK3B	Differential Output Pair 3	Fourth output, fully decoupled in frequency, phase, format, and voltage from other outputs
IN1 / IN2, IN5 / IN6	Differential Input Pairs	Accept 5–710 MHz AC-coupled differential clocks with internal 10 kΩ termination and 3.5 pF capacitance
IN3 / IN4	Single-Ended Inputs	Support 5–200 MHz CMOS-level clocks with 2.0 pF input capacitance and 20 kΩ pull-up/down resistance
SCL / SDA	I²C Serial Interface	Standard 100/400 kHz SMBus-compatible bus for configuration, status readback, and dynamic frequency tuning
INTR	Interrupt Output	Open-drain alarm signal indicating loss-of-lock or loss-of-signal events; active-low, 3 mA sink capability

Key Features

Feature	Design Value
MultiSynth™ Any-Frequency Synthesis	Four independent synthesizers deliver true zero-ppm accuracy across 0.16–710 MHz without external VCXOs or crystals
PCIe Gen 1–4 Compliance	Meets Common Clock jitter specs (0.15 ps RMS Gen 3/4) and SRNS requirements out-of-box with default PLL bandwidth settings
Independent Output Voltage Control	VDDO0–VDDO3 allow simultaneous 1.8 V LVDS and 3.3 V CMOS outputs on same device, eliminating level-shifter ICs
Glitchless Frequency Adjustment	1 ppm step size with hardware pin control (FINC/FDEC) enables real-time clock scaling without output interruption
Programmable Spread Spectrum	Configurable 0.5–5.0% down-spread at 33–63 kHz on any output to reduce EMI peak emissions in dense PCB layouts

Applications

Processor and FPGA Clocking	PCIe Gen 1–4 Interconnect
Use Scenario: Providing multiple synchronized clocks to heterogeneous SoCs, FPGAs, and ASICs in AI inference accelerators or network processors. IC Role / Device Role / Timing Role: Quad-output timing hub generating core, memory, I/O, and debug clocks with sub-20 ps inter-output skew. Use Value: Eliminates four discrete oscillators and reduces BOM count while maintaining <100 ps output-to-output skew across temperature.	Use Scenario: Delivering compliant reference clocks to PCIe root complexes, switches, and endpoint devices in servers and storage controllers. IC Role / Device Role / Timing Role: Common Clock source meeting PCIe Gen 3 SRNS and Gen 4 jitter limits (0.11–0.45 ps RMS) with integrated spread spectrum. Use Value: Passes Intel Clock Jitter Tool validation without external filtering; supports both common-clock and separate-reference-no-spread (SRNS) topologies.
Ethernet Switch/Routing	Broadcast Video Timing
Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10/25 GbE PHYs and packet processors in carrier-grade switches. IC Role / Device Role / Timing Role: Multi-format clock synthesizer supporting LVDS (125 MHz), HCSL (100 MHz), and CMOS (25 MHz) outputs simultaneously. Use Value: Single-device solution for multi-rate Ethernet line cards; jitter remains ≤0.79 ps RMS (RJ, 1.875–20 MHz) across all rates.	Use Scenario: Synchronizing SDI, HDMI, and audio sample clocks in broadcast production switchers and IP media gateways. IC Role / Device Role / Timing Role: Precision jitter cleaner and format translator delivering SMPTE ST 2082 (28.63636 MHz) and AES11 (48 kHz) aligned clocks. Use Value: 0.7 ps RMS phase jitter ensures bit-error-free transmission over long coaxial runs; supports frame-accurate genlock via INTR-driven status monitoring.

Processor and FPGA Clocking

PCIe Gen 1–4 Interconnect

Use Scenario: Providing multiple synchronized clocks to heterogeneous SoCs, FPGAs, and ASICs in AI inference accelerators or network processors.

IC Role / Device Role / Timing Role: Quad-output timing hub generating core, memory, I/O, and debug clocks with sub-20 ps inter-output skew.

Use Value: Eliminates four discrete oscillators and reduces BOM count while maintaining <100 ps output-to-output skew across temperature.

Use Scenario: Delivering compliant reference clocks to PCIe root complexes, switches, and endpoint devices in servers and storage controllers.

IC Role / Device Role / Timing Role: Common Clock source meeting PCIe Gen 3 SRNS and Gen 4 jitter limits (0.11–0.45 ps RMS) with integrated spread spectrum.

Use Value: Passes Intel Clock Jitter Tool validation without external filtering; supports both common-clock and separate-reference-no-spread (SRNS) topologies.

Ethernet Switch/Routing

Broadcast Video Timing

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10/25 GbE PHYs and packet processors in carrier-grade switches.

IC Role / Device Role / Timing Role: Multi-format clock synthesizer supporting LVDS (125 MHz), HCSL (100 MHz), and CMOS (25 MHz) outputs simultaneously.

Use Value: Single-device solution for multi-rate Ethernet line cards; jitter remains ≤0.79 ps RMS (RJ, 1.875–20 MHz) across all rates.

Use Scenario: Synchronizing SDI, HDMI, and audio sample clocks in broadcast production switchers and IP media gateways.

IC Role / Device Role / Timing Role: Precision jitter cleaner and format translator delivering SMPTE ST 2082 (28.63636 MHz) and AES11 (48 kHz) aligned clocks.

Use Value: 0.7 ps RMS phase jitter ensures bit-error-free transmission over long coaxial runs; supports frame-accurate genlock via INTR-driven status monitoring.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D06922-GM	Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), supports up to 10 outputs with DCO capability	Targeted at ultra-low-jitter applications like 400G optical modules where crystal-less design simplifies layout	Select when crystal integration and sub-0.4 ps jitter are required; not pin-compatible with SI5338A-B05922-GMR
ICS853S02AG-01	Fixed-frequency, non-programmable; 4 LVDS outputs only; no I²C interface; 1.2 ps RMS jitter	Used in cost-sensitive, high-volume applications where clock frequencies are static and firmware programming is unnecessary	Select for simple, low-cost buffer applications; requires external configuration resistors and lacks frequency agility

Compared with Si5332A-D06922-GM and ICS853S02AG-01, the SI5338A-B05922-GMR uniquely balances field-programmability, multi-format flexibility, and PCIe-compliant jitter in a compact QFN-making it optimal for prototyping, multi-platform designs, and systems requiring runtime reconfiguration.

Availability

SI5338A-B05922-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 1–4 interconnect, and broadcast video timing applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5338A-B05922-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, and Fibre Channel-enabling system architects to consolidate timing functions and eliminate discrete oscillators.

FAQ

What is the maximum output frequency supported by the SI5338A-B05922-GMR?

The SI5338A-B05922-GMR supports up to 710 MHz on LVPECL/LVDS/CML outputs, 350 MHz on SSTL/HSTL, 250 MHz on HCSL, and 200 MHz on CMOS. Frequencies above 350 MHz are limited to two unique values simultaneously (Fvco/4 and Fvco/6) due to VCO constraints. All outputs maintain 0.7 ps RMS jitter at 125 MHz, verified per PCIe Gen 3 SRNS test conditions.

Does the SI5338A-B05922-GMR require an external crystal?

The SI5338A-B05922-GMR supports optional external crystals (8–30 MHz) but is not dependent on them-it accepts six input reference types including CMOS, SSTL, HSTL, and differential clocks. When using a crystal, on-chip load capacitance is configurable (11–13 pF supported, 17–19 pF recommended). Crystal-less operation is fully supported via external clock inputs.

How is the SI5338A-B05922-GMR programmed in-system?

The SI5338A-B05922-GMR uses a standard I²C/SMBus interface (SCL/SDA pins) operating at 100/400 kHz. Configuration is performed via Skyworks' ClockBuilder Pro software, which generates register maps and .c files for embedded initialization. Hardware pin control (FINC/FDEC) also enables real-time 1 ppm frequency adjustment without I²C traffic.

Can the SI5338A-B05922-GMR generate spread-spectrum clocking (SSC)?

Yes-the SI5338A-B05922-GMR supports fully programmable spread-spectrum on any output: spread range 0.5–5.0%, modulation rate 33–63 kHz, and center-down or center-spread profiles. SSC is configured per-output via I²C registers and does not affect other outputs. Default setting is 0.5% down-spread at ~31.5 kHz, optimized for EMI reduction in computing platforms.

What thermal performance can be expected from the SI5338A-B05922-GMR in a 4-layer PCB?

In a standard 4-layer PCB with 1 oz copper and moderate copper pour around the exposed thermal pad, the SI5338A-B05922-GMR exhibits θJA = 37 °C/W. At full load (45 mA core current, all outputs active), junction temperature rise is ~1.7 °C per mW dissipated. With 100 MHz outputs and 25 MHz reference, typical power dissipation is 149 mW (3.3 V × 45 mA), resulting in ~5.5 °C rise above ambient-well within the –40 to +85 °C operating range.

SI5338A-B05922-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338A-B05922-GMR FAQ

1.How can I place an order for SI5338A-B05922-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338A-B05922-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338A-B05922-GMR reliable?

The price and inventory of SI5338A-B05922-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B05922-GMR is usually 5 days.

3.What payment methods are accepted for SI5338A-B05922-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B05922-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338A-B05922-GMR?

SI5338A-B05922-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338A-B05922-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338A-B05922-GMR?

For technical support, including SI5338A-B05922-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B05922-GMR requirements.

6.How does Aetrix verify that SI5338A-B05922-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338A-B05922-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B05922-GMR meets industry standards.

7.What is the process for return or replacement of SI5338A-B05922-GMR?

All SI5338A-B05922-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B05922-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338A-B05922-GMR part is unused and in its original packaging.

Return procedure for SI5338A-B05922-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…