Skyworks Solutions Inc. SI5338A-B05923-GMR
- Part No.:
- SI5338A-B05923-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338A-B05923-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:4,022
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338A-B05923-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in Ethernet switch/router, PCIe, and FPGA clocking systems.
For engineers reviewing the SI5338A-B05923-GMR datasheet, SI5338A-B05923-GMR pinout, SI5338A-B05923-GMR application, or SI5338A-B05923-GMR equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz), independent output voltage per driver (1.5/1.8/2.5/3.3 V), and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats.
Technical Context
The SI5338A-B05923-GMR implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesizers, each driving one output pair. Input flexibility includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references.
Each output supports programmable frequency increment/decrement in 1 ppm steps, phase adjustment in <20 ps steps, and spread-spectrum modulation (0.5–5.0% spread, 33–63 kHz rate). The device operates from a single 1.8/2.5/3.3 V core supply and features loss-of-lock and loss-of-signal alarms via the INTR pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); enables PCIe Gen 4 and 10 GbE timing compliance |
| Output Frequency Range | 0.16–710 MHz per channel; supports integer/fractional synthesis with zero ppm accuracy |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Output Formats | LVPECL, LVDS, HCSL, CML, CMOS, SSTL, HSTL - each output independently configurable |
| Supply Voltages | Core: 1.8/2.5/3.3 V ±10%; Output buffers: 1.4–3.63 V per driver - enables mixed-voltage system interfacing |
| Operating Temperature | –40 to +85 °C; qualified for industrial and telecom line card environments |
| Package | 24-pin QFN, 4 × 4 mm - space-constrained PCB layout compatibility |
Pinout & Package
SI5338A-B05923-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated for this variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential input pairs | Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination |
| IN3, IN4 | Single-ended inputs | Support 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL; VIH/VIL referenced to VDD |
| CLK0A/CLK0B to CLK3A/CLK3B | Differential output pairs | Four independent output channels; each configurable for LVPECL/LVDS/HCSL/CML |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.4–3.63 V per output bank - enables mixed-signal voltage domain interfacing |
| SCL, SDA | I²C interface | SMBus-compatible serial programming; supports ClockBuilder Pro configuration |
| INTR | Interrupt output | Open-drain status indicator for loss-of-lock and loss-of-signal events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent, any-frequency outputs with true zero ppm accuracy and 1 ppb resolution |
| PCIe Gen 1–4 compliance | Meets Common Clock and Gen 3 SRNS jitter requirements; validated using Skyworks PCIe Clock Jitter Tool |
| Glitchless frequency tuning | Independent 1 ppm step frequency increment/decrement via pin control or I²C without output interruption |
| Programmable phase offset | ±45 ns initial phase adjustment per output with <20 ps step resolution for skew management |
| Spread spectrum support | Configurable on any output: 0.5–5.0% spread, 33–63 kHz modulation rate - reduces EMI in dense layouts |
Applications
| Ethernet Switch/Router Timing | PCIe Gen 1–4 Clocking |
|---|---|
Use Scenario: High-density 1/10 GbE switching fabric requiring low-jitter, multi-frequency clock distribution across PHYs, MACs, and packet processors. IC Role / Device Role / Timing Role: Quad-output clock generator providing independent 125 MHz, 156.25 MHz, and 250 MHz clocks with sub-1 ps RMS jitter. Use Value: Eliminates four discrete oscillators; enables deterministic inter-channel skew control and shared reference architecture. |
Use Scenario: Server motherboard with multiple PCIe slots (Gen 3/4), requiring Common Clock topology and SRNS-compliant reference clocks. IC Role / Device Role / Timing Role: PCIe-compliant clock source delivering 100 MHz HCSL clocks with 0.11–0.45 ps RMS jitter per spec. Use Value: Meets Intel's PCIe Base Specification 4.0 jitter limits; supports dynamic frequency scaling via PDEC/FDEC pins. |
| Broadcast Video/Audio Sync | FPGA & Processor Clocking |
Use Scenario: SMPTE ST 2059-2 compliant video infrastructure needing precise 27 MHz, 74.25 MHz, and 148.5 MHz sync signals with tight phase alignment. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating exact broadcast frequencies from a single 25 MHz crystal reference. Use Value: Achieves <20 ps phase step resolution and <100 ps output-to-output skew - critical for genlock stability. |
Use Scenario: Heterogeneous SoC/FPGA platform with ARM cores, DDR4 memory, and high-speed SerDes, each demanding distinct clock domains. IC Role / Device Role / Timing Role: Configurable clock source delivering 1 GHz processor clock (via divider), 1333 MHz DDR4 clock, and 5 Gbps SerDes reference. Use Value: Single-chip solution replaces multiple oscillators and buffers; supports independent voltage per output for I/O domain isolation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B05922-GM | Same Si5338A die, different factory-programmed configuration; lacks pre-loaded PCIe Gen 4 SRNS profile | Requires full ClockBuilder Pro reconfiguration for PCIe Gen 4 compliance | Select when custom frequency plans dominate over out-of-box PCIe timing certification |
| LMK04832RHAT | Two PLLs + eight outputs; higher power (120 mA typ); no integrated crystal oscillator circuit | Better suited for ultra-low-jitter (<0.2 ps) RF sampling clocks; requires external VCXO | Choose for applications demanding dual-loop jitter cleaning or >8 outputs, not direct drop-in replacement |
Compared with SI5338A-B05923-GMR, Si5338A-B05922-GM requires post-manufacturing configuration for PCIe Gen 4, while LMK04832RHAT adds jitter-cleaning capability at higher cost and power - making SI5338A-B05923-GMR optimal for PCIe- and Ethernet-focused designs needing certified, ready-to-deploy timing.
Availability
SI5338A-B05923-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 1–4, and broadcast video timing applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338A-B05923-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog ICs.
The Si5338 product line delivers programmable, low-jitter clock generation for high-speed digital systems - designed specifically for PCIe, Ethernet, telecom, and broadcast infrastructure where frequency flexibility and jitter performance are critical.
FAQ
What is the default factory configuration of the SI5338A-B05923-GMR?
The SI5338A-B05923-GMR ships with a pre-programmed configuration optimized for PCIe Gen 4 Common Clock and SRNS compliance, including 100 MHz HCSL outputs, 2–4 MHz PLL bandwidth, and default spread-spectrum settings. This eliminates need for initial I²C programming in PCIe reference designs.
Does the SI5338A-B05923-GMR support external feedback for zero-delay mode?
Yes, the SI5338A-B05923-GMR supports external feedback mode via the fb pin, enabling zero-delay operation where output phase is locked to an external system clock - useful in synchronous backplane timing and deterministic latency applications.
Can the SI5338A-B05923-GMR generate frequencies above 350 MHz on all four outputs simultaneously?
No. The SI5338A-B05923-GMR can output only two unique frequencies above 350 MHz simultaneously - specifically Fvco/4 and Fvco/6 - due to VCO frequency constraints. Other outputs must be ≤350 MHz or integer-related to those high-frequency outputs.
How does the SI5338A-B05923-GMR handle loss-of-signal detection?
The SI5338A-B05923-GMR detects loss of signal on any input within 2.6–5 µs and asserts the INTR pin. Release time is 0.01–1 µs. Detection is active for all input types (differential, CMOS, SSTL) except in PLL bypass mode below 5 MHz.
Is ClockBuilder Pro required to configure the SI5338A-B05923-GMR?
No - the SI5338A-B05923-GMR operates immediately with its factory-programmed configuration. ClockBuilder Pro is optional for custom frequency plans, phase alignment, spread-spectrum tuning, or exporting register maps; I²C writes can also be performed directly in-system.
SI5338A-B05923-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338A-B05923-GMR FAQ
1.How can I place an order for SI5338A-B05923-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338A-B05923-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338A-B05923-GMR reliable?
The price and inventory of SI5338A-B05923-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B05923-GMR is usually 5 days.
3.What payment methods are accepted for SI5338A-B05923-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B05923-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338A-B05923-GMR?
SI5338A-B05923-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338A-B05923-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338A-B05923-GMR?
For technical support, including SI5338A-B05923-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B05923-GMR requirements.
6.How does Aetrix verify that SI5338A-B05923-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338A-B05923-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B05923-GMR meets industry standards.
7.What is the process for return or replacement of SI5338A-B05923-GMR?
All SI5338A-B05923-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B05923-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338A-B05923-GMR part is unused and in its original packaging.
Return procedure for SI5338A-B05923-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338A-B05923-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

