Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338A-B05991-GM

Name: SI5338A-B05991-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338A-B05991-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338A-B05991-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338A-B05991-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,234

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338A-B05991-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.

For engineers reviewing the SI5338A-B05991-GM datasheet, SI5338A-B05991-GM pinout, SI5338A-B05991-GM application, or SI5338A-B05991-GM equivalent, key selection criteria include PCIe Gen 4 jitter compliance (0.15–0.45 ps RMS), independent output voltage per driver (1.5/1.8/2.5/3.3 V), MultiSynth™ fractional synthesis resolution (1 ppb), spread-spectrum control (0.5–5.0% down-spread), and loss-of-lock/loss-of-signal alarm support.

Technical Context

The SI5338A-B05991-GM implements a two-stage PLL architecture: a high-stability integer-N PLL (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesis blocks (Stage 2) generating outputs from 0.16 MHz to 710 MHz. Each output supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with programmable drive strength and common-mode voltage.

It features pin- and I²C-controllable frequency increment/decrement (1 ppm steps), phase adjustment (<20 ps resolution), and external feedback mode for zero-delay operation. The device integrates OTP NVM for factory or field programming and supports I²C/SMBus interface with interrupt reporting via INTR pin.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 common clock jitter spec (≤0.45 ps RMS)
Output Frequency Range	0.16–710 MHz per channel; supports up to two >350 MHz outputs simultaneously (Fvco/4 & Fvco/6)
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Output Format Flexibility	LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL; independent voltage per driver (1.5/1.8/2.5/3.3 V)
Synthesis Resolution	1 ppb frequency step size; true zero-ppm accuracy across all outputs using MultiSynth™
Supply & Power	1.8/2.5/3.3 V core (±10%); 45 mA typical core current at 100 MHz on all outputs
Operating Temperature	–40 °C to +85 °C ambient; qualified for industrial and telecom line card environments

Pinout & Package

SI5338A-B05991-GM uses a 24-pin, 4 × 4 mm QFN package with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.6 datasheet (pages 33–37). All pins are electrically validated and thermally optimized for low-jitter clock distribution.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential Input Pairs	Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination
IN3, IN4	Single-Ended Inputs	Support 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL; VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A/CLK0B – CLK3A/CLK3B	Differential Output Pairs	Four independent pairs; each configurable as LVPECL/LVDS/HCSL/CML with dedicated VDDOx supply
VDDO0–VDDO3	Output Buffer Supplies	Independent 1.4–3.63 V supplies per output bank; enable mixed-voltage system interfacing
VDD	Core Supply	1.8/2.5/3.3 V ±10%; powers PLL, synthesizers, and control logic
SCL, SDA	I²C Interface	Standard SMBus-compatible 100/400 kHz interface; supports multi-master and interrupt-driven configuration
INTR	Interrupt Output	Open-drain status indicator for loss-of-lock, loss-of-signal, or NVM programming completion

Key Features

Feature	Design Value
MultiSynth™ Any-Frequency Synthesis	Four independent outputs with 1 ppb resolution and zero-ppm accuracy-enables replacement of multiple XO/VCXO sources
PCIe Gen 4 Compliance	0.15–0.45 ps RMS jitter in common clock mode; validated per PCI-SIG Base Spec 4.0 rev. 0.5
Flexible Output Configuration	Each output supports format, voltage, slew rate, and termination control-simplifies FPGA/ASIC clock domain bridging
Glitchless Frequency Tuning	Pin- or I²C-controlled frequency increment/decrement in 1 ppm steps without output interruption
Programmable Spread Spectrum	Configurable down-spread (0.5–5.0%) and modulation rate (33–63 kHz) per output to reduce EMI
External Feedback Mode	Enables zero-delay buffer operation with <4 ns propagation delay-ideal for clock forwarding in backplanes

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch/Routing
Use Scenario: Providing synchronized 100 MHz reference clocks to PCIe Gen 4 switches and endpoint devices in data center top-of-rack systems. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with SRNS support. Use Value: Meets PCIe Gen 4 common clock jitter requirement (≤0.45 ps RMS) while eliminating four discrete oscillators and reducing board area by >60%.	Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, packet processors, and SerDes in carrier-grade Ethernet switches. IC Role / Device Role / Timing Role: Programmable any-frequency clock source supporting IEEE 802.3bj/802.3by jitter masks and multi-rate SerDes interfaces. Use Value: Enables single-device support for 1G/10G/25G line rates with independent phase alignment and SSC per port to pass EMC testing.
Broadcast Video Timing	Processor & FPGA Clocking
Use Scenario: Delivering SMPTE ST 2082 (12G-SDI) 297 MHz and ST 2081 (6G-SDI) 148.5 MHz reference clocks with sub-10 ps cycle-cycle jitter in broadcast camera chains. IC Role / Device Role / Timing Role: High-precision quad clock generator with deterministic jitter <10 ps pk-pk and phase adjustment <20 ps resolution. Use Value: Ensures frame-accurate synchronization across multi-channel video encoders and avoids lip-sync errors in real-time production workflows.	Use Scenario: Supplying core, DDR, and peripheral clocks to Xilinx Versal and Intel Agilex FPGAs in AI inference accelerators requiring multiple voltage domains. IC Role / Device Role / Timing Role: Configurable clock source with independent VDDOx supplies enabling 1.2 V core, 1.8 V DDR4, and 3.3 V I/O clocks from one IC. Use Value: Eliminates need for separate LDOs and clock buffers, reduces BOM count by 7 parts, and improves power integrity via PSRR-optimized core supply.

PCIe Gen 4 Switch Timing

Ethernet Switch/Routing

Use Scenario: Providing synchronized 100 MHz reference clocks to PCIe Gen 4 switches and endpoint devices in data center top-of-rack systems.

IC Role / Device Role / Timing Role: Quad-output clock generator delivering four independent, low-jitter PCIe-compliant clocks with SRNS support.

Use Value: Meets PCIe Gen 4 common clock jitter requirement (≤0.45 ps RMS) while eliminating four discrete oscillators and reducing board area by >60%.

Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, packet processors, and SerDes in carrier-grade Ethernet switches.

IC Role / Device Role / Timing Role: Programmable any-frequency clock source supporting IEEE 802.3bj/802.3by jitter masks and multi-rate SerDes interfaces.

Use Value: Enables single-device support for 1G/10G/25G line rates with independent phase alignment and SSC per port to pass EMC testing.

Broadcast Video Timing

Processor & FPGA Clocking

Use Scenario: Delivering SMPTE ST 2082 (12G-SDI) 297 MHz and ST 2081 (6G-SDI) 148.5 MHz reference clocks with sub-10 ps cycle-cycle jitter in broadcast camera chains.

IC Role / Device Role / Timing Role: High-precision quad clock generator with deterministic jitter <10 ps pk-pk and phase adjustment <20 ps resolution.

Use Value: Ensures frame-accurate synchronization across multi-channel video encoders and avoids lip-sync errors in real-time production workflows.

Use Scenario: Supplying core, DDR, and peripheral clocks to Xilinx Versal and Intel Agilex FPGAs in AI inference accelerators requiring multiple voltage domains.

IC Role / Device Role / Timing Role: Configurable clock source with independent VDDOx supplies enabling 1.2 V core, 1.8 V DDR4, and 3.3 V I/O clocks from one IC.

Use Value: Eliminates need for separate LDOs and clock buffers, reduces BOM count by 7 parts, and improves power integrity via PSRR-optimized core supply.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D05989-GM	Higher integration: 8 outputs, integrated jitter cleaner, lower 0.35 ps RMS jitter; requires external 100 MHz reference for best performance	Targeted at ultra-low-jitter 100G/400G optical modules and O-RAN RU timing where sub-0.4 ps RMS is mandatory	Select when PCIe Gen 5 or OTU4/OTUCn jitter specs apply; not drop-in due to different pinout and register map
ICS853S01AG-01LF	Fixed-frequency 4-output LVDS generator; no I²C programming, no spread spectrum, 1.2 ps RMS jitter; 3.3 V only	Suitable for cost-sensitive, static-clock applications like legacy storage controllers where reconfiguration is unnecessary	Choose for simple, unprogrammable fanout buffering; lacks Si5338A-B05991-GM's any-frequency synthesis and multi-voltage flexibility

Compared with Si5332A-D05989-GM and ICS853S01AG-01LF, the SI5338A-B05991-GM uniquely balances programmability, PCIe Gen 4 compliance, and industrial temperature range in a compact QFN-making it optimal for field-upgradable telecom and embedded systems where design reuse and future-proofing matter.

Availability

SI5338A-B05991-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching infrastructure, and broadcast video equipment requiring stable component supply, long-term lifecycle assurance, and full traceability.

Supply support for SI5338A-B05991-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5338 family was designed specifically for high-performance, software-configurable clock generation in data center, telecom, and broadcast systems-emphasizing low jitter, multi-format flexibility, and field programmability via ClockBuilder Pro.

FAQ

What is the primary function of the SI5338A-B05991-GM?

The SI5338A-B05991-GM is an I²C-programmable quad clock generator that synthesizes four independent, low-jitter output frequencies from a single input reference. It replaces up to four discrete oscillators in applications such as PCIe Gen 4, Ethernet switching, and broadcast video timing-delivering 0.7 ps RMS typical phase jitter and zero-ppm frequency accuracy via MultiSynth™ technology.

Does the SI5338A-B05991-GM support PCIe Gen 4 timing requirements?

Yes, the SI5338A-B05991-GM is explicitly compliant with PCIe Gen 4 Common Clock specifications, achieving 0.15–0.45 ps RMS jitter (12 kHz–20 MHz) under specified test conditions. It also meets PCIe Gen 3 SRNS requirements and supports spread-spectrum clocking to reduce EMI in high-density server and switch designs.

How many input reference sources does the SI5338A-B05991-GM accept?

The SI5338A-B05991-GM accepts six input reference sources: two differential pairs (IN1/IN2, IN5/IN6) supporting 5–710 MHz; two single-ended inputs (IN3/IN4) supporting CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz); and an internal crystal oscillator interface for 8–30 MHz crystals-all selectable via configuration registers.

Can output voltages be set independently on each channel of the SI5338A-B05991-GM?

Yes, the SI5338A-B05991-GM provides four independent VDDOx supplies (VDDO0–VDDO3), allowing each output bank to operate at 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This enables direct interfacing with mixed-voltage SoCs, FPGAs, and ASICs without level-shifting components-critical for DDR memory, processor cores, and high-speed SerDes.

Is ClockBuilder Pro software required to configure the SI5338A-B05991-GM?

No, ClockBuilder Pro is optional but strongly recommended for rapid configuration. The SI5338A-B05991-GM supports full I²C/SMBus register-level programming per its 200+ register map. However, ClockBuilder Pro automates MultiSynth™ divider calculations, validates jitter performance, generates .c files for embedded initialization, and exports configuration bitstreams for OTP programming-reducing bring-up time by >70%.

SI5338A-B05991-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338A-B05991-GM FAQ

1.How can I place an order for SI5338A-B05991-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338A-B05991-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338A-B05991-GM reliable?

The price and inventory of SI5338A-B05991-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B05991-GM is usually 5 days.

3.What payment methods are accepted for SI5338A-B05991-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B05991-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338A-B05991-GM?

SI5338A-B05991-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338A-B05991-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338A-B05991-GM?

For technical support, including SI5338A-B05991-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B05991-GM requirements.

6.How does Aetrix verify that SI5338A-B05991-GM is sourced from the original manufacturer or authorized distributors?

All SI5338A-B05991-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B05991-GM meets industry standards.

7.What is the process for return or replacement of SI5338A-B05991-GM?

All SI5338A-B05991-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B05991-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338A-B05991-GM part is unused and in its original packaging.

Return procedure for SI5338A-B05991-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…