Skyworks Solutions Inc. SI5338A-B07958-GMR
- Part No.:
- SI5338A-B07958-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338A-B07958-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:2,486
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338A-B07958-GMR from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and MultiSynth™ frequency synthesis supporting any output frequency from 0.16 MHz to 710 MHz. It replaces up to four crystal oscillators in Ethernet switch/router and FPGA clocking systems.
For engineers reviewing the SI5338A-B07958-GMR datasheet, SI5338A-B07958-GMR pinout, SI5338A-B07958-GMR application, or SI5338A-B07958-GMR equivalent, key selection considerations include its 24-QFN package, independent per-output voltage (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), glitchless 1 ppm frequency increment/decrement, and <20 ps phase step resolution.
Technical Context
The SI5338A-B07958-GMR implements a two-stage PLL architecture: a high-stability reference stage (VCO-based) followed by four independent MultiSynth™ fractional-N synthesis blocks, each driving one output pair. Input flexibility includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references.
Each output driver supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with independent supply voltage selection (VDDO0–VDDO3), programmable initial phase offset (±45 ns), and dedicated loss-of-lock/loss-of-signal alarms. The device operates across –40 to +85 °C with core supply options of 1.8 V, 2.5 V, or 3.3 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps - meets PCIe Gen 3 SRNS and GbE jitter requirements at 125 MHz output |
| Output Frequency Range | 0.16–710 MHz - covers PCIe 100 MHz, Ethernet 125/156.25 MHz, and Fibre Channel 1.0625 GHz/2 divider |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), differential (5–710 MHz) - enables flexible system clock tree design |
| Output Formats | LVPECL, LVDS, HCSL, CMOS, SSTL, HSTL - allows direct interface to FPGAs, processors, and SerDes without level-shifting |
| Supply Voltages | VDD = 1.8/2.5/3.3 V; VDDOx = 1.5/1.8/2.5/3.3 V - supports mixed-voltage SoC/FPGA platforms |
| Package | 24-pin QFN, 4 × 4 mm - space-constrained PCBs requiring high-density timing solutions |
| Operating Temperature | –40 to +85 °C - qualified for industrial and telecom line card environments |
Pinout & Package
SI5338A-B07958-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin assignments are fixed per Skyworks Si5338 family specification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential input pairs | Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination |
| IN3/IN4 | Single-ended input pins | Support 5–200 MHz CMOS inputs; VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A/CLK0B – CLK3A/CLK3B | Differential output pairs | Four independent output drivers; each configurable for LVPECL/LVDS/HCSL/CML with dedicated VDDOx |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V rails per output bank - enable mixed-signal interface |
| SCL/SDA | I²C interface | Standard SMBus-compatible serial bus (up to 400 kHz); supports in-system programming |
| INTR | Interrupt output | Open-drain status flag for loss-of-lock or loss-of-signal events |
| VDD | Core supply | 1.8/2.5/3.3 V ±10%; IDD = 45 mA typ @ 100 MHz on all outputs |
| GND / RSVD_GND | Ground terminals | Eight ground connections including thermal pad - critical for jitter performance and EMI control |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enabling true zero-ppm accuracy on all outputs simultaneously |
| Glitchless frequency tuning | 1 ppm step size via PINC/FDEC pins or I²C - no output interruption during dynamic rate changes |
| Programmable phase alignment | <20 ps step resolution and ±45 ns range per output - enables precise skew control across multi-lane interfaces |
| Spread spectrum clocking (SSC) | Configurable 0.5–5.0% down-spread at 33–63 kHz modulation - reduces EMI peak emissions in dense PCB layouts |
| PCIe Gen 4 compliance | 0.15–0.45 ps RMS jitter in Common Clock mode - satisfies PCIe Base Spec 4.0 rev 0.5 timing budget |
| Zero-delay mode support | External feedback path enables synchronous clock distribution with minimal propagation delay variation |
Applications
| Ethernet Switch/Routing | PCIe Gen 1–4 Timing |
|---|---|
Use Scenario: 1/10 GbE line cards requiring multiple synchronized clocks for MAC, PHY, and packet buffer interfaces. IC Role / Device Role / Timing Role: Quad clock generator providing 125 MHz (GbE), 156.25 MHz (10GbE), 250 MHz (PHY interface), and 100 MHz (PCIe root complex) from single reference. Use Value: Eliminates four discrete oscillators; reduces board area by >60% and improves jitter margin vs. cascaded buffers. |
Use Scenario: Server motherboard with CPU, GPU, and NVMe SSDs needing compliant PCIe reference clocks. IC Role / Device Role / Timing Role: Common Clock source delivering 100 MHz HCSL to PCIe slots and root ports with Gen 3 SRNS and Gen 4 jitter compliance. Use Value: Meets Intel Clock Jitter Tool v1.6.4 pass criteria; avoids costly re-spin due to PCIe link training failures. |
| Broadcast Video/Audio Timing | FPGA & Processor Clocking |
Use Scenario: SMPTE ST 2082/2110 video over IP transport systems requiring precise 27 MHz, 74.25 MHz, and 148.5 MHz pixel clocks. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating exact broadcast frequencies from single 25 MHz crystal reference. Use Value: Achieves <1 ps RMS jitter at 148.5 MHz - preserves eye diagram integrity for 4K/8K video transmission. |
Use Scenario: Xilinx Versal or Intel Agilex FPGA-based edge AI accelerators needing core, memory, and SerDes clocks. IC Role / Device Role / Timing Role: Configurable clock source delivering 500 MHz (PL fabric), 1.2 GHz (DDR5 controller), and 10.3125 GHz (GTH transceivers via divider). Use Value: Independent VDDOx rails allow 1.8 V for LVDS SerDes and 1.2 V for DDR5 PHY - eliminates external LDOs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D07958-GM | Higher integration: 8 outputs, integrated EEPROM, lower jitter (0.35 ps RMS), supports JESD204B deterministic latency | Targeted at JESD204B ADC/DAC synchronization and 5G wireless infrastructure | Choose when >4 outputs, deterministic latency, or sub-0.5 ps jitter required; not drop-in compatible |
| ICS8430I-01T | Fixed-frequency quad LVDS generator (no I²C programming); 1.2 ps RMS jitter; 3.3 V only; no spread spectrum | Cost-sensitive industrial control systems with static clock trees | Choose for simple, low-cost replacement of crystal oscillators where programmability is unnecessary |
Compared with Si5332A-D07958-GM and ICS8430I-01T, SI5338A-B07958-GMR uniquely balances field-programmability, PCIe Gen 4 compliance, and 4-output density in a 4×4 mm footprint-making it optimal for space-constrained, multi-standard timing applications where post-silicon tuning is essential.
Availability
SI5338A-B07958-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 1–4 timing, and broadcast video/audio timing applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SI5338A-B07958-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for communications infrastructure, automotive, and industrial markets.
The Si5338 product line was designed to replace multiple discrete oscillators with a single programmable clock generator for high-speed digital systems-including PCIe, Ethernet, and broadcast video-where low jitter, flexible format support, and field configurability are critical.
FAQ
What is the primary function of the SI5338A-B07958-GMR in a timing architecture?
The SI5338A-B07958-GMR serves as an I²C-programmable quad clock generator that synthesizes up to four independent, any-frequency output clocks from a single input reference. Its MultiSynth™ technology enables zero-ppm precision across all outputs, making SI5338A-B07958-GMR ideal for replacing multiple crystal oscillators in PCIe, Ethernet, and FPGA-based systems while maintaining strict jitter compliance.
Does the SI5338A-B07958-GMR support PCIe Gen 4 timing requirements?
Yes, the SI5338A-B07958-GMR meets PCIe Gen 4 Common Clock jitter specifications with 0.15–0.45 ps RMS (12 kHz–20 MHz) when configured per Skyworks AN562 guidelines. It achieves this using a 2–5 MHz PLL bandwidth and CDR = 10 MHz filter settings, and has been validated with the Skyworks PCIe Clock Jitter Tool - confirming SI5338A-B07958-GMR's suitability for server and accelerator applications.
Can the SI5338A-B07958-GMR generate different output voltage levels on each channel?
Yes, SI5338A-B07958-GMR provides independent output supply pins VDDO0 through VDDO3, each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows simultaneous LVDS (2.5 V), HCSL (1.8 V), and CMOS (3.3 V) outputs - eliminating level shifters and simplifying interface to heterogeneous devices like FPGAs, CPUs, and SerDes PHYs in the same system.
How is the SI5338A-B07958-GMR programmed, and what tools are required?
The SI5338A-B07958-GMR is programmed via its I²C/SMBus interface using Skyworks' ClockBuilder Pro software, which generates configuration files and registers settings based on user-defined frequencies, formats, and features. No external hardware programmer is needed - configuration can be loaded at power-up from internal OTP or updated dynamically in-system, ensuring SI5338A-B07958-GMR remains fully field-reprogrammable throughout its lifecycle.
What package type and thermal characteristics does the SI5338A-B07958-GMR have?
The SI5338A-B07958-GMR uses a 24-lead QFN package measuring 4 × 4 mm with an exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, enabling reliable operation at full load (45 mA core current) within the –40 to +85 °C industrial temperature range. Proper PCB land pattern per Skyworks document #900140 is required to maintain SI5338A-B07958-GMR's jitter and thermal performance.
SI5338A-B07958-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338A-B07958-GMR FAQ
1.How can I place an order for SI5338A-B07958-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338A-B07958-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338A-B07958-GMR reliable?
The price and inventory of SI5338A-B07958-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B07958-GMR is usually 5 days.
3.What payment methods are accepted for SI5338A-B07958-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B07958-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338A-B07958-GMR?
SI5338A-B07958-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338A-B07958-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338A-B07958-GMR?
For technical support, including SI5338A-B07958-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B07958-GMR requirements.
6.How does Aetrix verify that SI5338A-B07958-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338A-B07958-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B07958-GMR meets industry standards.
7.What is the process for return or replacement of SI5338A-B07958-GMR?
All SI5338A-B07958-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B07958-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338A-B07958-GMR part is unused and in its original packaging.
Return procedure for SI5338A-B07958-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338A-B07958-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

