Skyworks Solutions Inc. SI5338A-B11789-GM
- Part No.:
- SI5338A-B11789-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338A-B11789-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:2,763
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338A-B11789-GM from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis, delivering four independent low-jitter clocks (0.7 ps RMS typ) across LVPECL/LVDS/HCSL/CMOS/SSTL formats, supporting PCIe Gen 1–4 and Ethernet timing in telecom line cards and FPGA-based systems.
For engineers reviewing the SI5338A-B11789-GM datasheet, SI5338A-B11789-GM pinout, SI5338A-B11789-GM application, or SI5338A-B11789-GM equivalent, key selection criteria include its 4× differential output capability, 0 ppm synthesis accuracy, PCIe Gen 3 SRNS compliance, and flexible 1.5–3.3 V per-output voltage configuration.
Technical Context
The SI5338A-B11789-GM implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesizers, each with programmable R, M, and P dividers enabling any-frequency generation from 0.16 MHz to 710 MHz. It supports external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and differential (5–710 MHz) inputs.
Each output driver is independently configurable for format, voltage (1.5/1.8/2.5/3.3 V), phase offset (±45 ns, <20 ps step), and spread spectrum (0.5–5.0% at 33–63 kHz). Loss-of-lock and loss-of-signal alarms, plus I²C/SMBus interface, enable real-time monitoring and dynamic reconfiguration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical over 12 kHz–20 MHz - meets PCIe Gen 3 SRNS and 10 GbE jitter requirements |
| Output Frequency Range | 0.16–710 MHz per channel - covers PCIe 100 MHz, Ethernet 125/156.25 MHz, and Fibre Channel 212.5 MHz |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) - enables single-device replacement of multiple oscillators |
| Output Format Flexibility | LVPECL, LVDS, HCSL, CMOS, SSTL, HSTL - allows direct interfacing to FPGAs, processors, SerDes, and memory interfaces without level-shifting |
| Supply Voltage | Core: 1.8/2.5/3.3 V ±10%; Output buffers: 1.5–3.63 V independently per driver - simplifies mixed-voltage board design |
| Operating Temperature | –40 °C to +85 °C - qualified for industrial and telecom infrastructure environments |
| Package | 24-pin QFN, 4 × 4 mm - space-efficient footprint compatible with high-density PCB layouts |
Pinout & Package
SI5338A-B11789-GM uses a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Rev. 1.6 datasheet, Figure 1 (Pin Assignments) and Section 7 (Pin Descriptions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2, IN5, IN6 | Differential input pairs | Accept AC-coupled 5–710 MHz differential clocks; require external 100 Ω termination |
| IN3, IN4 | Single-ended input pins | Support DC-coupled CMOS/SSTL/HSTL inputs up to 350 MHz; VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A/CLK0B to CLK3A/CLK3B | Differential output pairs | Four independent LVPECL/LVDS/HCSL/CML outputs; each pair configurable for format and voltage |
| VDDO0–VDDO3 | Output buffer supply pins | Independent 1.5–3.63 V supplies per output bank - enables mixed-signaling on one device |
| SCL, SDA | I²C serial interface | Standard SMBus-compatible 100/400 kHz operation; supports ClockBuilder Pro programming |
| INTR | Interrupt output | Open-drain status signal indicating loss-of-lock or loss-of-signal events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ Any-Frequency Synthesis | Four independent fractional-N synthesizers deliver true zero-ppm accuracy across all outputs without external crystals |
| PCIe Gen 3 SRNS Compliance | 0.11–0.32 ps RMS jitter in Separate Reference No Spread mode satisfies PCIe Base Spec 3.0 CDR requirements |
| Independent Phase Adjustment | ±45 ns range with <20 ps resolution per output - enables precise skew management in multi-lane SerDes systems |
| Glitchless Frequency Tuning | 1 ppm step size via PINC/FDEC pins or I²C - allows real-time clock rate adaptation without output interruption |
| Configurable Spread Spectrum | 0.5–5.0% down-spread at 33–63 kHz on any output - reduces EMI in dense PCB layouts without affecting timing margins |
Applications
| PCIe Gen 4 Switch Timing | Ethernet 10GbE PHY Clocking |
|---|---|
Use Scenario: Providing synchronized 100 MHz common clock and 156.25 MHz reference to PCIe Gen 4 switches and endpoint devices in server backplanes. IC Role / Device Role / Timing Role: Quad-output clock generator delivering PCIe-compliant jitter performance with independent output voltage control for mixed-voltage ASICs. Use Value: Eliminates need for four discrete oscillators; supports Gen 4 SRNS mode with 0.15–0.45 ps RMS jitter at 100 MHz HCSL. |
Use Scenario: Generating 156.25 MHz and 312.5 MHz clocks for 10GbE PHYs and MACs in routers and switches. IC Role / Device Role / Timing Role: Low-jitter frequency translator converting a 25 MHz crystal reference into multiple Ethernet line rates. Use Value: Achieves 0.7 ps RMS GbE random jitter (12 kHz–20 MHz), meeting IEEE 802.3ae requirements without external cleanup PLLs. |
| Broadcast Video Sync Generator | FPGA-Based Test Equipment |
Use Scenario: Delivering genlock-capable 27 MHz, 74.25 MHz, and 148.5 MHz clocks to SDI transceivers and video processing FPGAs in broadcast encoders. IC Role / Device Role / Timing Role: Programmable quad clock source with sub-20 ps phase step resolution for frame-accurate synchronization. Use Value: Enables precise phase alignment between video streams using independent programmable initial phase offset per output. |
Use Scenario: Supplying multiple precisely timed clocks (e.g., 100 MHz system, 200 MHz ADC sampling, 500 MHz DAC interpolation) in automated test equipment. IC Role / Device Role / Timing Role: Reconfigurable clock generator supporting rapid test pattern changes via I²C during production testing. Use Value: Reduces BOM count and layout area versus discrete oscillators; supports glitchless frequency sweeps via PINC/FDEC pins. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D08889-GM | Higher integration: 8 outputs, integrated LDOs, lower jitter (0.35 ps RMS), supports JESD204B deterministic latency | Targeted at high-channel-count JESD204B systems (e.g., radar, 5G radio); requires different programming flow | Select when >4 outputs or sub-0.5 ps jitter is required; not drop-in compatible due to pinout and register map differences |
| ICS8430I-01T | Fixed-frequency, non-programmable quad LVDS generator; 1.2 ps RMS jitter; no I²C interface or MultiSynth™ flexibility | Used in cost-sensitive, static-clock applications where frequency agility is unnecessary | Choose only for fixed 100/125/156.25 MHz deployments; lacks PCIe SRNS support and phase adjustment |
Compared with Si5332A-D08889-GM and ICS8430I-01T, the SI5338A-B11789-GM uniquely balances programmability, PCIe Gen 4 readiness, and compact 24-QFN packaging-making it optimal for mid-channel-count, field-upgradable timing systems where design reuse and software-defined clocking are critical.
Availability
SI5338A-B11789-GM is available at Aetrix Electronics and suitable for PCIe switch timing, 10GbE PHY clocking, broadcast video sync generation, and FPGA-based test equipment requiring stable component supply across extended product lifecycles.
Supply support for SI5338A-B11789-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5338 family was designed as a programmable, low-jitter clock generator platform for high-speed digital systems requiring flexible, software-configurable timing-targeting PCIe, Ethernet, and broadcast infrastructure applications.
FAQ
What is the primary function of the SI5338A-B11789-GM?
The SI5338A-B11789-GM is an I²C-programmable quad-output clock generator that synthesizes four independent, low-jitter frequencies (0.16–710 MHz) from a single reference input. Its MultiSynth™ technology enables true zero-ppm accuracy and supports PCIe Gen 1–4, Ethernet, and broadcast timing standards. The SI5338A-B11789-GM replaces multiple discrete oscillators while offering per-output format, voltage, and phase control.
Does the SI5338A-B11789-GM support PCIe Gen 4 Common Clock mode?
Yes, the SI5338A-B11789-GM delivers 0.15–0.45 ps RMS jitter in PCIe Gen 4 Common Clock mode (100 MHz HCSL output, PLL BW 2–5 MHz, CDR = 10 MHz), satisfying the PCI-SIG Base Specification 4.0 rev. 0.5 requirements. This performance is validated per Table 12 in the Skyworks Rev. 1.6 datasheet and confirmed using the Skyworks PCIe Clock Jitter Tool.
Can the SI5338A-B11789-GM generate both differential and single-ended outputs simultaneously?
Yes, the SI5338A-B11789-GM supports up to four differential outputs (CLK0A/B through CLK3A/B) and eight single-ended outputs (via internal termination of differential pairs), or any combination thereof. Each output bank (VDDO0–VDDO3) can be configured independently for LVPECL, LVDS, HCSL, CMOS, SSTL, or HSTL, allowing mixed signaling on a single device without external level shifters.
What is the minimum and maximum input reference frequency supported by the SI5338A-B11789-GM?
The SI5338A-B11789-GM accepts input references from 5 MHz to 710 MHz depending on interface type: 8–30 MHz for external crystal; 5–200 MHz for CMOS; 5–350 MHz for SSTL/HSTL; and 5–710 MHz for differential inputs. These ranges are specified in Table 6 of the Skyworks Rev. 1.6 datasheet and validated across –40 °C to +85 °C operating temperature.
How is the SI5338A-B11789-GM programmed and configured?
The SI5338A-B11789-GM is programmed via its I²C/SMBus-compatible serial interface (SCL/SDA pins) using Skyworks' ClockBuilder Pro software, which generates custom configuration files and registers settings. Configuration can also be performed dynamically in-system using pin-controlled frequency/phase increments (PINC/FDEC) or through firmware-driven I²C writes, enabling runtime clock adjustments without reset.
SI5338A-B11789-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- PLL:
- Yes with Bypass
- Main Purpose:
- Ethernet, Fibre Channel, PCI Express (PCIe), Telecom
- Input:
- CML, CMOS, HCSL, HSCT, HSTL, LVDS, LVPECL, SSTL, Crystal
- Output:
- CML, HCSL, HSTL, LVCMOS, LVDS, LVPECL, SSTL
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 3:4
- Differential - Input:Output:
- Yes/Yes
- Frequency - Max:
- 710MHz
- Voltage - Supply:
- 1.71V ~ 1.98V, 2.25V ~ 2.75V, 2.97V ~ 3.63V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338A-B11789-GM FAQ
1.How can I place an order for SI5338A-B11789-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338A-B11789-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338A-B11789-GM reliable?
The price and inventory of SI5338A-B11789-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B11789-GM is usually 5 days.
3.What payment methods are accepted for SI5338A-B11789-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B11789-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338A-B11789-GM?
SI5338A-B11789-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338A-B11789-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338A-B11789-GM?
For technical support, including SI5338A-B11789-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B11789-GM requirements.
6.How does Aetrix verify that SI5338A-B11789-GM is sourced from the original manufacturer or authorized distributors?
All SI5338A-B11789-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B11789-GM meets industry standards.
7.What is the process for return or replacement of SI5338A-B11789-GM?
All SI5338A-B11789-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B11789-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338A-B11789-GM part is unused and in its original packaging.
Return procedure for SI5338A-B11789-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338A-B11789-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

