Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338A-B11789-GMR

Name: SI5338A-B11789-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338A-B11789-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338A-B11789-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338A-B11789-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,594

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338A-B11789-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C for telecom line card timing applications.

For engineers reviewing the SI5338A-B11789-GMR datasheet, SI5338A-B11789-GMR pinout, SI5338A-B11789-GMR application, or SI5338A-B11789-GMR equivalent, this page delivers verified specifications, validated pin functions, real-world use cases in Ethernet switch/router and FPGA clocking, and two confirmed alternative parts with documented technical and application differences.

Technical Context

The SI5338A-B11789-GMR implements a dual-stage PLL architecture: a high-stability input stage (with programmable R-divider) feeds a MultiSynth™ fractional-N synthesis stage per output, enabling independent any-frequency generation from 0.16 MHz to 710 MHz. Each output supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with per-driver supply voltage selection (1.5–3.3 V).

It features I²C/SMBus configuration, loss-of-lock and loss-of-signal alarms, independent phase adjustment (<20 ps steps), glitchless frequency increment/decrement (1 ppm steps), and spread-spectrum control (0.5–5.0% spread, 33–63 kHz modulation rate) on any output - all within a 4 × 4 mm 24-QFN package.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count & type	4 independent outputs: up to 4 differential (LVPECL/LVDS/HCSL/CML) or 8 single-ended (CMOS/SSTL/HSTL), or mixed configuration
Phase jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS & Gen 4 common clock specs
Frequency range	0.16–710 MHz per output; supports integer/fractional synthesis with 1 ppb resolution
Input reference support	External crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply & temp	1.8/2.5/3.3 V core; 1.4–3.63 V per output buffer; operates from –40 to +85 °C
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad

Pinout & Package

SI5338A-B11789-GMR is housed in a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.6 datasheet, Section 7 (Pin Descriptions) and Section 8 (Device Pinout by Part Number).

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential clock inputs	Accept AC-coupled differential references up to 710 MHz; require external 100 Ω termination
IN3, IN4	Single-ended clock inputs	Support CMOS/SSTL/HSTL signals (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A–CLK3B	Differential clock outputs	Four pairs (CLK0A/B through CLK3A/B); each pair configurable as LVPECL, LVDS, HCSL, or CML
VDDO0–VDDO3	Output buffer supplies	Independent 1.4–3.63 V supplies per output bank; enable mixed-voltage signaling
SCL, SDA	I²C interface	Standard SMBus-compatible serial interface (up to 400 kHz); supports device programming and status readback
INTR	Interrupt output	Open-drain alarm signal indicating loss-of-lock or loss-of-signal events
VDD	Core supply	Single 1.8/2.5/3.3 V supply (±10% tolerance); IDD = 45 mA typical at 100 MHz on all outputs
GND, RSVD_GND	Ground connections	Multiple GND pins including dedicated reserved ground; required for low-noise clock distribution

Key Features

Feature	Design Value
MultiSynth™ synthesis	Enables true zero-ppm frequency accuracy on all four outputs via independent fractional-N synthesis
PCIe compliance	Fully compliant with PCIe Gen 1/2/3/4 Common Clock and Gen 3 SRNS jitter requirements
Flexible output configuration	Each output supports format (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), voltage (1.5–3.3 V), and termination independently
Glitchless frequency tuning	Independent frequency increment/decrement (1 ppm steps) with <667 ns update time via pin control
Programmable phase offset	±45 ns initial phase adjustment per output with <20 ps step resolution
Spread spectrum control	Configurable SSC on any output: 0.5–5.0% spread, 33–63 kHz modulation rate, selectable center/down-spread

Applications

Ethernet Switch/Router Timing	PCIe Gen 3/4 Clocking
Use Scenario: High-density 10GbE/25GbE switch fabric requiring synchronous, low-jitter clocks for SerDes lanes and packet processing units. IC Role / Device Role / Timing Role: Quad clock generator providing four independent, jitter-clean clocks (e.g., 156.25 MHz, 312.5 MHz, 100 MHz, 250 MHz) to PHYs, MACs, and CPUs. Use Value: Meets PCIe Gen 4 common clock TJ < 33.6 ps pk-pk and GbE RJ < 0.7 ps RMS, eliminating need for multiple discrete oscillators.	Use Scenario: Server motherboard with multiple PCIe Gen 3/4 slots and CPU interconnects requiring synchronized reference clocks. IC Role / Device Role / Timing Role: Replaces four separate crystal oscillators with one programmable source delivering SRNS-compliant clocks to root complex, endpoint, and switch ICs. Use Value: Achieves 0.11–0.45 ps RMS jitter per PCIe spec under Gen 3 SRNS and Gen 4 common clock conditions.
Broadcast Video/Audio Timing	FPGA & Processor Clocking
Use Scenario: SMPTE ST 2082/2081 video transport system needing precise 74.25 MHz, 148.5 MHz, and 297 MHz pixel clocks with sub-20 ps skew. IC Role / Device Role / Timing Role: Any-frequency clock synthesizer generating exact broadcast-standard frequencies with programmable phase alignment across outputs. Use Value: Delivers <100 ps output-output skew and <20 ps phase step resolution for frame-synchronized multi-channel timing.	Use Scenario: Industrial FPGA-based controller requiring distinct clocks for logic fabric (100 MHz), DDR4 memory (1333 MHz derived), transceivers (125 MHz), and peripherals (48 MHz). IC Role / Device Role / Timing Role: Configurable quad clock source supporting mixed signal formats (LVDS for DDR, LVPECL for transceivers, CMOS for GPIO) from one IC. Use Value: Enables single-chip clock tree with independent voltage per output (1.8 V for LVDS, 2.5 V for LVPECL, 3.3 V for CMOS) and no external level shifters.

Ethernet Switch/Router Timing

PCIe Gen 3/4 Clocking

Use Scenario: High-density 10GbE/25GbE switch fabric requiring synchronous, low-jitter clocks for SerDes lanes and packet processing units.

IC Role / Device Role / Timing Role: Quad clock generator providing four independent, jitter-clean clocks (e.g., 156.25 MHz, 312.5 MHz, 100 MHz, 250 MHz) to PHYs, MACs, and CPUs.

Use Value: Meets PCIe Gen 4 common clock TJ < 33.6 ps pk-pk and GbE RJ < 0.7 ps RMS, eliminating need for multiple discrete oscillators.

Use Scenario: Server motherboard with multiple PCIe Gen 3/4 slots and CPU interconnects requiring synchronized reference clocks.

IC Role / Device Role / Timing Role: Replaces four separate crystal oscillators with one programmable source delivering SRNS-compliant clocks to root complex, endpoint, and switch ICs.

Use Value: Achieves 0.11–0.45 ps RMS jitter per PCIe spec under Gen 3 SRNS and Gen 4 common clock conditions.

Broadcast Video/Audio Timing

FPGA & Processor Clocking

Use Scenario: SMPTE ST 2082/2081 video transport system needing precise 74.25 MHz, 148.5 MHz, and 297 MHz pixel clocks with sub-20 ps skew.

IC Role / Device Role / Timing Role: Any-frequency clock synthesizer generating exact broadcast-standard frequencies with programmable phase alignment across outputs.

Use Value: Delivers <100 ps output-output skew and <20 ps phase step resolution for frame-synchronized multi-channel timing.

Use Scenario: Industrial FPGA-based controller requiring distinct clocks for logic fabric (100 MHz), DDR4 memory (1333 MHz derived), transceivers (125 MHz), and peripherals (48 MHz).

IC Role / Device Role / Timing Role: Configurable quad clock source supporting mixed signal formats (LVDS for DDR, LVPECL for transceivers, CMOS for GPIO) from one IC.

Use Value: Enables single-chip clock tree with independent voltage per output (1.8 V for LVDS, 2.5 V for LVPECL, 3.3 V for CMOS) and no external level shifters.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-D11789-GM	Same Si5338A die, but factory-programmed with different default configuration (non-I²C boot mode); lacks field reprogrammability via I²C	Used in cost-sensitive, fixed-clock designs where runtime configuration is unnecessary	Select when firmware-controlled dynamic frequency changes are not required and BOM simplification is prioritized
LMK04832ISQE/NOPB	Two-stage jitter cleaner (not pure synthesizer); higher power (125 mA), larger 48-QFN package; supports JESD204B deterministic latency	Targeted at RF/data converter timing where sub-ps additive jitter and deterministic delay matter more than multi-output flexibility	Select when ultra-low additive jitter (<0.15 ps RMS) and JESD204B SYSREF synchronization are mandatory over quad-any-frequency synthesis

Compared with SI5338A-B11789-GMR, Si5338A-D11789-GM trades I²C programmability for lower system-level configuration overhead, while LMK04832ISQE/NOPB provides superior jitter cleaning and JESD204B support at the expense of size, power, and output configurability - making SI5338A-B11789-GMR optimal for space-constrained, multi-protocol timing in networking and computing.

Availability

SI5338A-B11789-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 4 server board, and broadcast video timing applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338A-B11789-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5338 family is designed as a highly flexible, low-jitter clock generator platform for multi-protocol, multi-rate systems - specifically targeting applications where replacing multiple crystals or translating between disparate clock domains is required without sacrificing jitter performance.

FAQ

What is the primary function of the SI5338A-B11789-GMR?

The SI5338A-B11789-GMR is an I²C-programmable quad clock generator that synthesizes four independent, low-jitter output clocks from a single input reference. It replaces up to four discrete oscillators and supports any-frequency generation (0.16–710 MHz) with 0 ppm precision using Skyworks' MultiSynth™ technology. Its design enables flexible clock tree consolidation in high-speed digital systems.

Does the SI5338A-B11789-GMR support PCIe Gen 4 timing requirements?

Yes, the SI5338A-B11789-GMR meets PCIe Gen 4 common clock jitter specifications with 0.15–0.45 ps RMS (10 kHz–50 MHz) under defined test conditions (100 MHz HCSL outputs, PLL BW 2–5 MHz). It is explicitly listed in Skyworks documentation as PCIe Gen 1/2/3/4 Common Clock and Gen 3 SRNS compliant, and its jitter performance is validated using the Intel Clock Jitter Tool.

Can the SI5338A-B11789-GMR generate different output formats simultaneously?

Yes, the SI5338A-B11789-GMR supports simultaneous mixed-format outputs: for example, CLK0A/B as LVDS (156.25 MHz), CLK1A/B as HCSL (100 MHz), CLK2A/B as LVPECL (312.5 MHz), and CLK3A/B as CMOS (48 MHz). Each output bank has independent format, voltage (1.5–3.3 V), and termination control - confirmed in the "Output Stage" section of the datasheet.

What is the minimum and maximum input reference frequency supported by the SI5338A-B11789-GMR?

The SI5338A-B11789-GMR accepts input references from 5 MHz to 710 MHz depending on interface type: 8–30 MHz for external crystal; 5–200 MHz for CMOS; 5–350 MHz for SSTL/HSTL; and 5–710 MHz for differential inputs. These ranges are specified in Table 6 of the Skyworks Rev. 1.6 datasheet and apply directly to the SI5338A-B11789-GMR variant.

How is the SI5338A-B11789-GMR programmed and configured?

The SI5338A-B11789-GMR is programmed via its I²C/SMBus-compatible serial interface (SCL/SDA pins) using Skyworks' ClockBuilder Pro software. Configuration includes output frequencies, formats, voltages, phase offsets, spread-spectrum settings, and alarm thresholds. Factory OTP memory stores the default configuration, which boots on power-up before optional I²C reprogramming.

SI5338A-B11789-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Programmable:: Not Verified

PLL:: Yes with Bypass

Main Purpose:: Ethernet, Fibre Channel, PCI Express (PCIe), Telecom

Input:: CML, CMOS, HCSL, HSCT, HSTL, LVDS, LVPECL, SSTL, Crystal

Output:: CML, HCSL, HSTL, LVCMOS, LVDS, LVPECL, SSTL

Number of Circuits:: 1

Ratio - Input:Output:: 3:4

Differential - Input:Output:: Yes/Yes

Frequency - Max:: 710MHz

Voltage - Supply:: 1.71V ~ 1.98V, 2.25V ~ 2.75V, 2.97V ~ 3.63V

Operating Temperature:: -40°C ~ 85°C (TA)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338A-B11789-GMR FAQ

1.How can I place an order for SI5338A-B11789-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338A-B11789-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338A-B11789-GMR reliable?

The price and inventory of SI5338A-B11789-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338A-B11789-GMR is usually 5 days.

3.What payment methods are accepted for SI5338A-B11789-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338A-B11789-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338A-B11789-GMR?

SI5338A-B11789-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338A-B11789-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338A-B11789-GMR?

For technical support, including SI5338A-B11789-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338A-B11789-GMR requirements.

6.How does Aetrix verify that SI5338A-B11789-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338A-B11789-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338A-B11789-GMR meets industry standards.

7.What is the process for return or replacement of SI5338A-B11789-GMR?

All SI5338A-B11789-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338A-B11789-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338A-B11789-GMR part is unused and in its original packaging.

Return procedure for SI5338A-B11789-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…