Skyworks Solutions Inc. SI5338B-B03799-GM
- Part No.:
- SI5338B-B03799-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338B-B03799-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:3,574
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338B-B03799-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in high-speed serial interface timing applications.
For engineers reviewing the SI5338B-B03799-GM datasheet, SI5338B-B03799-GM pinout, SI5338B-B03799-GM application, or SI5338B-B03799-GM equivalent, key selection considerations include its MultiSynth™ any-frequency synthesis capability, independent output voltage per driver (1.5–3.3 V), ±20 ps phase step resolution, spread-spectrum support (0.5–5.0% down-spread), and loss-of-lock/loss-of-signal alarm functionality.
Technical Context
The SI5338B-B03799-GM implements a two-stage PLL architecture: a high-stability reference stage (VCO-based) followed by four independent MultiSynth™ fractional-N synthesis blocks, each driving a configurable output buffer. Input flexibility includes external crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or differential (5–710 MHz) references.
Each output supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats with independent voltage rails (VDDO0–VDDO3), programmable initial phase offset (±45 ns), and glitchless frequency increment/decrement in 1 ppm steps. The device operates across –40 to +85 °C and achieves PCIe Gen 4 common-clock jitter compliance (0.15–0.45 ps RMS).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 4 common-clock jitter spec |
| Output Count & Type | Four independent outputs: configurable as differential (LVPECL/LVDS/HCSL/CML) or single-ended (CMOS/SSTL/HSTL) |
| Frequency Range | 0.16–710 MHz per output; supports integer/fractional synthesis with 1 ppb resolution |
| Supply Voltages | Core: 1.8/2.5/3.3 V; Output buffers: independently settable 1.5/1.8/2.5/3.3 V per driver |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating Temp | –40 to +85 °C ambient; qualified for industrial and telecom line-card environments |
| I²C Interface | SMBus-compatible, 100/400 kHz modes; supports ClockBuilder Pro configuration and field reprogramming |
Pinout & Package
SI5338B-B03799-GM is housed in a 24-lead QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5338 family and validated for this variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential input pairs | Accept 5–710 MHz AC-coupled differential clocks; require external 100 Ω termination |
| IN3/IN4 | Single-ended input pins | Support 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL; internally biased |
| CLK0A/CLK0B–CLK3A/CLK3B | Differential output pairs | Four independent output drivers; each configurable for LVPECL/LVDS/HCSL/CML format and voltage |
| VDDO0–VDDO3 | Output buffer supplies | Independent 1.5/1.8/2.5/3.3 V rails per output pair; enable mixed-voltage system interfacing |
| VDD | Core supply | 1.8/2.5/3.3 V core power; PSRR optimized for low-noise clock generation |
| SCL/SDA | I²C control interface | Standard bidirectional bus for register programming, status readback, and dynamic frequency adjustment |
| INTR | Interrupt output | Open-drain alarm signal indicating loss-of-lock or loss-of-signal events |
| RSVD_GND | Reserved ground | Internal test pin; must be connected to GND per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Enables true zero-ppm frequency accuracy on all four outputs simultaneously, eliminating need for multiple crystals |
| Independent phase adjustment | ±45 ns range with <20 ps step resolution per output-critical for skew-sensitive SerDes alignment |
| Spread-spectrum clocking | Configurable down-spread (0.5–5.0%) at 33–63 kHz modulation rate on any output to reduce EMI |
| PCIe Gen 4 compliance | Validated 0.15–0.45 ps RMS jitter in common-clock mode per PCIe Base Spec 4.0 rev. 0.5 |
| Glitchless frequency tuning | 1 ppm incremental/decremental steps via PINC/FDEC pins or I²C-no output interruption during runtime adjustment |
Applications
| PCIe Gen 4 Switch Timing | Ethernet Switch/Routing |
|---|---|
Use Scenario: Providing synchronized 100 MHz reference clocks to multiple PCIe Gen 4 switch ICs in a data center fabric card. IC Role / Device Role / Timing Role: Quad-output clock generator delivering four low-jitter, phase-aligned clocks with independent voltage control for mixed-supply switch silicon. Use Value: Eliminates four discrete oscillators while meeting PCIe Gen 4 common-clock jitter spec (≤0.45 ps RMS) and enabling board-level skew optimization via programmable phase offsets. | Use Scenario: Generating 125 MHz, 156.25 MHz, and 312.5 MHz clocks for 1/10 GbE PHYs, packet processors, and FPGA-based traffic managers in carrier-grade Ethernet switches. IC Role / Device Role / Timing Role: Any-frequency synthesizer replacing legacy fixed-frequency XO arrays and supporting multi-rate SerDes lane bonding. Use Value: Single-device solution reduces BOM count and PCB area; supports IEEE 802.3bj/802.3by jitter requirements via selectable output formats and spread-spectrum control. |
| Broadcast Video Timing | FPGA & Processor Clocking |
Use Scenario: Delivering SMPTE ST 2082 (28.63636 GHz) and ST 2081 (27 MHz) reference clocks to video encoder/decoder ASICs and SDI transceivers in broadcast production equipment. IC Role / Device Role / Timing Role: High-precision frequency translator converting a 25 MHz crystal reference into multiple broadcast-standard frequencies with sub-ps jitter. Use Value: Achieves <1 ps RMS period jitter required for 4K/8K video transport; eliminates analog PLL drift and enables frame-accurate genlock via programmable phase alignment. | Use Scenario: Supplying 500 MHz processor core, 200 MHz DDR4 memory, 100 MHz peripheral, and 25 MHz debug clocks to heterogeneous SoC/FPGA platforms in industrial control systems. IC Role / Device Role / Timing Role: Configurable quad clock source supporting mixed-signal domain partitioning with independent voltage and format per output. Use Value: Reduces power delivery complexity via per-output VDDO control; enables dynamic frequency scaling of processor cores without affecting memory or I/O timing domains. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B03799-GM | Same pinout and feature set; differs only in factory-programmed NVM configuration (different default frequency map) | Identical use cases; requires reprogramming via ClockBuilder Pro if default config does not match target design | Select when pre-configured startup frequencies align with system boot requirements |
| LMK04832RHAT | Two PLLs (not four independent MultiSynths); higher power (120 mA vs. 45 mA typ); larger 48-QFN package | Preferred for ultra-low-jitter (<0.1 ps) applications requiring dual-loop cleanup; less suitable for space-constrained multi-frequency synthesis | Choose for jitter-critical RF sampling or optical transport where phase noise dominates over integration density |
Compared with Si5338A-B03799-GM, the SI5338B-B03799-GM offers identical hardware but distinct factory OTP settings-enabling immediate operation without initial I²C programming. Versus LMK04832RHAT, it trades absolute jitter floor for smaller footprint, lower power, and greater per-output configurability in compact embedded systems.
Availability
SI5338B-B03799-GM is available at Aetrix Electronics and suitable for PCIe Gen 4 switch timing, Ethernet switching/routing, broadcast video synchronization, and FPGA/processor clocking requiring stable component supply across industrial temperature ranges and long product lifecycles.
Supply support for SI5338B-B03799-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in high-performance analog semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.
The Si5338 product line delivers programmable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-where precise frequency synthesis and flexible output formatting are critical.
FAQ
What is the primary function of the SI5338B-B03799-GM in a system?
The SI5338B-B03799-GM functions as an I²C-programmable quad clock generator that synthesizes up to four independent, low-jitter output frequencies from a single reference input. It replaces multiple discrete oscillators in applications like PCIe Gen 4 switches and Ethernet routers, providing configurable voltage, format, phase, and spread-spectrum control per output channel. Its MultiSynth™ architecture ensures zero-ppm frequency accuracy across all outputs.
Does the SI5338B-B03799-GM support PCIe Gen 4 timing requirements?
Yes, the SI5338B-B03799-GM is explicitly compliant with PCIe Gen 4 common-clock jitter specifications, delivering ≤0.45 ps RMS jitter (12 kHz–20 MHz) when configured per Skyworks' recommended settings. This compliance is verified using the Intel Clock Jitter Tool and documented in the official Si5338 datasheet Rev. 1.6. The device also meets PCIe Gen 1–3 and SRNS requirements for Gen 3.
Can the SI5338B-B03799-GM generate different output formats simultaneously?
Yes, the SI5338B-B03799-GM supports simultaneous mixed-format outputs: for example, CLK0A/B as LVDS, CLK1A/B as HCSL, CLK2A/B as LVPECL, and CLK3A/B as CMOS-all with independent voltage rails (VDDO0–VDDO3). Each output driver is fully configurable for signal standard, frequency, phase offset, and spread-spectrum parameters without cross-channel interference.
What is the minimum and maximum input frequency supported by the SI5338B-B03799-GM?
The SI5338B-B03799-GM accepts input frequencies ranging from 5 MHz to 710 MHz, depending on input type: 8–30 MHz for external crystal; 5–200 MHz for CMOS; 5–350 MHz for SSTL/HSTL; and 5–710 MHz for differential inputs. The device includes loss-of-signal detection with 2.6–5 µs response time and supports PLL bypass (buffer mode) for frequencies as low as 1 MHz.
How is the SI5338B-B03799-GM programmed and configured?
The SI5338B-B03799-GM is programmed via its I²C/SMBus-compatible serial interface using Skyworks' ClockBuilder Pro software, which generates custom configuration files and supports real-time register writes. Factory OTP memory stores default settings, and pin-controlled frequency increment/decrement (PINC/FDEC) enables dynamic tuning without host intervention. All configuration-including phase, spread-spectrum, and output format-is non-volatile and survives power cycles.
SI5338B-B03799-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338B-B03799-GM FAQ
1.How can I place an order for SI5338B-B03799-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338B-B03799-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338B-B03799-GM reliable?
The price and inventory of SI5338B-B03799-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338B-B03799-GM is usually 5 days.
3.What payment methods are accepted for SI5338B-B03799-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338B-B03799-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338B-B03799-GM?
SI5338B-B03799-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338B-B03799-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338B-B03799-GM?
For technical support, including SI5338B-B03799-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338B-B03799-GM requirements.
6.How does Aetrix verify that SI5338B-B03799-GM is sourced from the original manufacturer or authorized distributors?
All SI5338B-B03799-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338B-B03799-GM meets industry standards.
7.What is the process for return or replacement of SI5338B-B03799-GM?
All SI5338B-B03799-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338B-B03799-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338B-B03799-GM part is unused and in its original packaging.
Return procedure for SI5338B-B03799-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338B-B03799-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

