Skyworks Solutions Inc. SI5338B-B03799-GMR
- Part No.:
- SI5338B-B03799-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338B-B03799-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:4,393
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338B-B03799-GMR from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in Ethernet switch/router, PCIe, and FPGA clocking systems.
For engineers reviewing the SI5338B-B03799-GMR datasheet, SI5338B-B03799-GMR pinout, SI5338B-B03799-GMR application, or SI5338B-B03799-GMR equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage support (1.5/1.8/2.5/3.3 V), spread-spectrum capability (0.5–5.0% down-spread), and 24-pin 4×4 mm QFN package with I²C/SMBus interface.
Technical Context
The SI5338B-B03799-GMR implements a two-stage PLL architecture: a high-stability reference stage (with crystal or external clock input) followed by four independent MultiSynth™ fractional-N synthesis paths. Each path supports integer or fractional mode, enabling true zero-ppm frequency accuracy on all outputs.
It features programmable initial phase offset (±45 ns), glitchless frequency increment/decrement in 1 ppm steps, and <20 ps phase step resolution. Input flexibility includes differential (5–710 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), and 8–30 MHz crystal references - all supporting loss-of-signal and loss-of-lock detection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS and GbE jitter requirements |
| Output Frequency Range | 0.16–710 MHz per channel; supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), differential (5–710 MHz), SSTL/HSTL (5–350 MHz) |
| Supply Voltages | Core: 1.8/2.5/3.3 V; independent output buffers: 1.5/1.8/2.5/3.3 V per driver |
| Package & Pins | 24-pin QFN, 4 × 4 mm; 4 differential clock outputs (CLK0A/B–CLK3A/B), 2 reference inputs (IN1/IN2), I²C (SCL/SDA), INTR |
| Temperature Range | –40 to +85 °C ambient; qualified for industrial and telecom line card deployment |
| Spread Spectrum | Configurable per output: 0.5–5.0% down-spread, 33–63 kHz modulation rate |
Pinout & Package
SI5338B-B03799-GMR is housed in a 24-pin, 4 × 4 mm QFN package with exposed thermal pad. Pin 1 is top-left (IN1), and pin numbering proceeds counterclockwise. The package supports reflow soldering per JEDEC J-STD-020 (peak 260 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2 | Differential reference input pair | Accepts 5–710 MHz AC-coupled differential clocks; internal 100 Ω termination enabled |
| CLK0A–CLK3B | Differential clock outputs (4 pairs) | Each pair independently configurable for LVPECL/LVDS/HCSL/CML; supports 0.16–710 MHz |
| VDDO0–VDDO3 | Independent output buffer supplies | Per-output voltage control (1.5/1.8/2.5/3.3 V); enables mixed-signaling on same device |
| SCL, SDA | I²C/SMBus interface | Standard 2-wire serial programming; supports ClockBuilder Pro configuration and runtime updates |
| INTR | Interrupt output | Open-drain status signal indicating loss-of-lock, loss-of-signal, or PLL unlock events |
| VDD | Core supply | Single 1.8/2.5/3.3 V core rail; PSRR optimized for low-noise timing performance |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enable simultaneous, zero-ppm-accurate frequencies on all outputs |
| PCIe Gen 1–4 compliance | Meets Common Clock jitter specs (≤0.45 ps RMS for Gen 3/4) and SRNS requirements without external filtering |
| Glitchless frequency tuning | Pin- or I²C-controlled frequency increment/decrement in 1 ppm steps, with ≤667 ns update time |
| Programmable phase alignment | ±45 ns initial offset and <20 ps step resolution per output - critical for SerDes lane deskew |
| Flexible input architecture | Supports crystal, single-ended, and differential references - eliminates need for external level translators or buffers |
| Spread spectrum per output | Independent SSC enable/disable and parameter control (spread %, rate) reduces EMI in dense PCB layouts |
Applications
| Ethernet Switch/Routing | PCIe Gen 1–4 Timing |
|---|---|
Use Scenario: High-port-count 1/10 GbE switches requiring multiple synchronized clocks for PHYs, MACs, and packet processors. IC Role / Device Role / Timing Role: Primary clock source generating 125 MHz, 156.25 MHz, and 312.5 MHz outputs with sub-ps jitter for IEEE 802.3 compliance. Use Value: Eliminates four discrete oscillators; ensures deterministic inter-lane skew via programmable phase offsets. |
Use Scenario: Server motherboard or add-in card needing compliant reference clocks for CPU, GPU, and NVMe controllers. IC Role / Device Role / Timing Role: PCIe Common Clock generator delivering 100 MHz HCSL with ≤0.45 ps RMS jitter (Gen 3/4 SRNS). Use Value: Meets Intel CLKJIT-1.6.4 test suite without external jitter cleaners; supports hot-plug and link training stability. |
| FPGA & Processor Clocking | Broadcast Video/Audio Timing |
Use Scenario: Multi-FPGA systems (e.g., radar processing, AI inference) requiring precise clock domain crossing and DDR memory interfaces. IC Role / Device Role / Timing Role: Configurable multi-frequency source for FPGA fabric clocks, transceiver REFCLKs, and DDR4/5 PHY clocks. Use Value: Independent voltage per output enables 1.2 V DDR5 PHY clocks and 1.8 V FPGA logic clocks from one IC. |
Use Scenario: SMPTE ST 2059–2–compliant video routers and IP media gateways synchronizing SDI, HDMI, and NDI streams. IC Role / Device Role / Timing Role: Precision clock translator converting GPSDO or PTP-derived 10 MHz to 27 MHz, 74.25 MHz, and 148.5 MHz video clocks. Use Value: Sub-1 ps RMS jitter preserves eye diagram integrity; spread spectrum reduces radiated emissions in broadcast RF environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B03799-GMR | Same silicon, different factory-programmed OTP configuration; lacks pre-loaded PCIe Gen 4 profile | Requires full ClockBuilder Pro configuration for PCIe Gen 4 SRNS compliance | Select when custom frequency plans dominate over out-of-box PCIe readiness |
| LMK04832ISQE/NOPB | Two PLLs (not four independent synthesizers); higher power (120 mA vs. 45 mA typ); larger 48-QFN package | Better suited for ultra-low-jitter (<0.1 ps) applications with external VCXO; less flexible for multi-frequency translation | Prefer when deterministic jitter floor matters more than pin count or power efficiency |
Compared with Si5338A-B03799-GMR, SI5338B-B03799-GMR delivers immediate PCIe Gen 4 readiness; compared with LMK04832ISQE/NOPB, it offers lower power, smaller footprint, and finer-grained per-output configurability at the cost of absolute lowest jitter floor.
Availability
SI5338B-B03799-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router, PCIe Gen 4 server platforms, and FPGA-based industrial control systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5338B-B03799-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.
The Si5338 family is designed as a programmable, low-jitter clock generator platform targeting high-speed serial interface timing - specifically PCIe, Ethernet, Fibre Channel, and broadcast video synchronization - where flexibility, integration, and jitter performance are critical.
FAQ
What is the primary function of the SI5338B-B03799-GMR?
The SI5338B-B03799-GMR is an I²C-programmable quad clock generator that synthesizes up to four independent, zero-ppm-accurate output frequencies from a single reference input. It serves as a drop-in replacement for multiple crystal oscillators in high-speed digital systems such as PCIe root complexes and Ethernet switches, leveraging Skyworks' MultiSynth™ technology for low-jitter, flexible timing generation.
Does the SI5338B-B03799-GMR support PCIe Gen 4 Common Clock compliance?
Yes, the SI5338B-B03799-GMR is explicitly validated for PCIe Gen 4 Common Clock compliance, delivering ≤0.45 ps RMS jitter (12 kHz–20 MHz) in HCSL format at 100 MHz. Its factory-programmed OTP image includes optimized PLL bandwidth and loop filter settings meeting PCI-SIG Base Specification 4.0 rev. 0.5 requirements without external tuning.
How many output formats does the SI5338B-B03799-GMR support per channel?
The SI5338B-B03799-GMR supports five output signal formats per channel: LVPECL, LVDS, HCSL, CMOS, and SSTL/HSTL. Each of the four output drivers can be independently configured for format, frequency, voltage (1.5/1.8/2.5/3.3 V), and termination - enabling mixed-signaling on a single device, e.g., LVDS for FPGA transceivers and CMOS for microcontroller peripherals.
What reference inputs are compatible with the SI5338B-B03799-GMR?
The SI5338B-B03799-GMR accepts four types of reference inputs: (1) 8–30 MHz fundamental-mode crystals, (2) single-ended CMOS clocks (5–200 MHz), (3) differential inputs (5–710 MHz via IN1/IN2 or IN5/IN6), and (4) SSTL/HSTL inputs (5–350 MHz). All support automatic loss-of-signal detection and seamless failover between references.
Is ClockBuilder Pro required to configure the SI5338B-B03799-GMR?
No - the SI5338B-B03799-GMR ships with factory-programmed OTP memory containing a default configuration, enabling immediate operation. ClockBuilder Pro is optional but recommended for advanced use cases: custom frequency plans, spread-spectrum tuning, phase alignment across outputs, or PCIe Gen 4 SRNS optimization. Configuration can also be performed via I²C using customer firmware.
SI5338B-B03799-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338B-B03799-GMR FAQ
1.How can I place an order for SI5338B-B03799-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338B-B03799-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338B-B03799-GMR reliable?
The price and inventory of SI5338B-B03799-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338B-B03799-GMR is usually 5 days.
3.What payment methods are accepted for SI5338B-B03799-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338B-B03799-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338B-B03799-GMR?
SI5338B-B03799-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338B-B03799-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338B-B03799-GMR?
For technical support, including SI5338B-B03799-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338B-B03799-GMR requirements.
6.How does Aetrix verify that SI5338B-B03799-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338B-B03799-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338B-B03799-GMR meets industry standards.
7.What is the process for return or replacement of SI5338B-B03799-GMR?
All SI5338B-B03799-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338B-B03799-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338B-B03799-GMR part is unused and in its original packaging.
Return procedure for SI5338B-B03799-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338B-B03799-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

