Skyworks Solutions Inc. SI5338B-B03800-GM
- Part No.:
- SI5338B-B03800-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338B-B03800-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:1,919
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338B-B03800-GM from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply. It replaces up to four crystal oscillators in high-speed serial interface timing applications such as PCIe switch cards and FPGA-based compute platforms.
For engineers reviewing the SI5338B-B03800-GM datasheet, SI5338B-B03800-GM pinout, SI5338B-B03800-GM application, or SI5338B-B03800-GM equivalent, key selection considerations include its MultiSynth™ fractional-N synthesis architecture, per-output voltage configuration (1.5–3.3 V), independent phase/frequency adjustment (±45 ns / 1 ppm steps), and support for LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL output formats across 0.16–710 MHz.
Technical Context
The SI5338B-B03800-GM implements a two-stage PLL architecture: a high-stability integer-N Phase-Locked Loop (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesis blocks (Stage 2) generating each output. Each MultiSynth supports integer or fractional mode with <1 ppb frequency resolution and programmable initial phase offset (±45 ns).
Its output stage provides per-driver supply voltage selection (VDDO0–VDDO3), independent enable control (OEB), glitchless frequency increment/decrement via dedicated pins or I²C, and configurable spread-spectrum clocking (0.5–5.0% spread, 33–63 kHz modulation rate). Loss-of-lock and loss-of-signal alarms are reported on the INTR pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS & Gen 4 common clock jitter requirements |
| Output Count & Flexibility | 4 independent outputs; supports up to 4 differential, 8 single-ended, or mixed configurations |
| Frequency Range | 0.16–710 MHz per output; includes PCIe-qualified ranges (e.g., 100 MHz HCSL, 125 MHz LVDS) |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply Voltages | Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, moisture sensitivity level 3 |
| Operating Temperature | –40 °C to +85 °C ambient; qualified for industrial and telecom line card environments |
Pinout & Package
SI5338B-B03800-GM uses a 24-pin QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5338 family: inputs (IN1–IN6), outputs (CLK0A/B through CLK3A/B), power (VDD, VDDO0–VDDO3), control (SCL, SDA, INTR, OEB), and ground (GND, RSVD_GND).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1/IN2, IN5/IN6 | Differential clock inputs | Accept AC-coupled LVPECL/LVDS/CML references up to 710 MHz; require external 100 Ω termination |
| IN3/IN4 | Single-ended clock inputs | Support CMOS/SSTL/HSTL signals (5–350 MHz); internal 20 kΩ pull-up/pull-down configurable |
| CLK0A/CLK0B – CLK3A/CLK3B | Differential clock outputs | Four independent pairs; each configurable for LVPECL, LVDS, HCSL, CML, or SSTL with per-output VDDO |
| VDDO0–VDDO3 | Output buffer supplies | Enable independent voltage setting per output driver (1.5–3.3 V), critical for mixed-voltage system interfacing |
| SCL/SDA | I²C/SMBus interface | Standard 100/400 kHz operation; supports in-system programming and dynamic reconfiguration |
| INTR | Interrupt output | Open-drain status pin asserting loss-of-lock (LOL) or loss-of-signal (LOS); requires external pull-up |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enabling true zero-ppm accuracy on all outputs simultaneously |
| PCIe Gen 1–4 compliance | Validated for Common Clock (Gen 1/2/3/4) and Gen 3 Separate Reference No Spread (SRNS) modes per specification |
| Per-output voltage & format control | Each output supports independent selection of logic family (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL) and drive voltage (1.5–3.3 V) |
| Glitchless frequency tuning | Hardware pin-controlled frequency increment/decrement in 1 ppm steps without output interruption |
| Programmable phase alignment | Independent phase offset per output with <20 ps step resolution and ±45 ns range for precise skew management |
| Spread-spectrum clocking (SSC) | Configurable on any output: 0.5–5.0% down-spread, 33–63 kHz modulation rate, enabling EMI reduction |
Applications
| PCIe Switch Timing | FPGA & Processor Clocking |
|---|---|
Use Scenario: Providing synchronized 100 MHz HCSL clocks to multiple PCIe Gen 4 switches in a server backplane. IC Role / Device Role / Timing Role: Quad-output clock generator delivering low-jitter, phase-aligned reference clocks meeting PCIe Gen 4 common clock jitter limits (≤0.45 ps RMS). Use Value: Eliminates need for four discrete oscillators; enables board-level jitter optimization via per-output SSC and phase tuning. | Use Scenario: Supplying independent clocks to Xilinx Versal FPGA banks (e.g., 300 MHz LVDS for PL, 156.25 MHz LVPECL for GTY transceivers). IC Role / Device Role / Timing Role: Programmable multi-frequency source supporting mixed-voltage, mixed-format clock domains within a single device. Use Value: Reduces BOM count and layout complexity while enabling dynamic reconfiguration via I²C during system boot or runtime. |
| Ethernet Switch Synchronization | Broadcast Video Timing |
Use Scenario: Generating 125 MHz LVDS and 250 MHz HCSL clocks for 10GbE PHYs and packet processors in a telecom access switch. IC Role / Device Role / Timing Role: Low-phase-noise clock synthesizer meeting IEEE 802.3bj jitter requirements for 10GBASE-KR and KR4 interfaces. Use Value: Achieves sub-1 ps RMS jitter at 125 MHz using differential outputs, avoiding external jitter cleaners. | Use Scenario: Delivering SMPTE ST 2082 (12G-SDI) compliant 74.25 MHz and 148.5 MHz LVDS clocks to video encoder/decoder ASICs. IC Role / Device Role / Timing Role: Precision frequency translator converting a 27 MHz crystal reference into broadcast-grade video sample clocks. Use Value: Provides exact integer-related frequencies with <10 ps pk-pk period jitter, satisfying SMPTE ST 2059-2 synchronization tolerance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B03800-GM | Same pinout and register map; differs only in factory-programmed NVM configuration (A vs B variant) | Identical electrical performance; B-variant optimized for specific default frequency plan per Skyworks ordering matrix | Select SI5338B-B03800-GM when preconfigured for the target output plan; A-variant requires full ClockBuilder Pro setup |
| ICS8430I-01LG | Fixed-frequency quad LVDS generator (no I²C programming); 1.2 ps RMS jitter; 3.3 V only | Limited to static configurations; no spread spectrum, phase tuning, or multi-format support | Choose only for cost-sensitive, unchanging clock trees where programmability is unnecessary |
Compared with Si5338A-B03800-GM, the SI5338B-B03800-GM offers identical hardware but ships with factory-tuned NVM settings for faster time-to-operation; versus ICS8430I-01LG, it delivers full programmability, lower jitter, and multi-voltage/multi-format flexibility at the cost of configuration overhead.
Availability
SI5338B-B03800-GM is available at Aetrix Electronics and suitable for PCIe switch timing, FPGA clocking, Ethernet synchronization, and broadcast video timing requiring stable component supply and long-term industrial availability.
Supply support for SI5338B-B03800-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.
The Si5338 product line was designed specifically for high-performance, software-configurable clock generation in datacenter, telecom, and broadcast systems where low jitter, multi-output flexibility, and PCIe compliance are mandatory.
FAQ
What is the primary function of the SI5338B-B03800-GM in a system design?
The SI5338B-B03800-GM serves as a programmable quad clock generator that synthesizes up to four independent, low-jitter output frequencies from a single input reference. Its core function is to replace multiple discrete oscillators or clock sources while enabling precise phase alignment, spread-spectrum control, and mixed-signal interface support-making it ideal for PCIe, FPGA, and high-speed serial timing applications. The SI5338B-B03800-GM integrates patented MultiSynth™ technology to deliver true zero-ppm frequency accuracy on all outputs.
Does the SI5338B-B03800-GM support PCIe Gen 4 timing requirements?
Yes, the SI5338B-B03800-GM is explicitly validated for PCIe Gen 4 Common Clock mode with ≤0.45 ps RMS jitter (10 kHz–50 MHz) and meets the PCI-SIG specification under defined test conditions (100 MHz HCSL outputs, PLL bandwidth 2–5 MHz). It also complies with PCIe Gen 3 SRNS and earlier generations. Validation is documented in Skyworks' AN562 and supported by the free Skyworks PCIe Clock Jitter Tool for system-level verification of the SI5338B-B03800-GM.
How many different output voltage levels can be configured simultaneously on the SI5338B-B03800-GM?
The SI5338B-B03800-GM supports four independent output buffer supply rails (VDDO0–VDDO3), each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows simultaneous operation of outputs at different logic voltages-for example, driving 1.8 V LVDS SerDes receivers and 3.3 V CMOS control logic from the same SI5338B-B03800-GM device-without external level shifters.
Can the SI5338B-B03800-GM generate non-integer-related output frequencies?
Yes, the SI5338B-B03800-GM uses fractional-N MultiSynth™ synthesis to generate any frequency within its specified range (0.16–710 MHz) with <1 ppb resolution, regardless of integer relationships to the input reference. Unlike integer-N PLLs, it does not require harmonically related inputs and supports arbitrary frequency combinations-e.g., 125.000123 MHz and 156.250456 MHz simultaneously-making the SI5338B-B03800-GM suitable for heterogeneous timing architectures.
Is external programming hardware required to configure the SI5338B-B03800-GM?
No, the SI5338B-B03800-GM is fully configurable via its onboard I²C/SMBus interface using standard system microcontrollers or host processors. Skyworks' ClockBuilder Pro software generates register configuration files that can be loaded at power-up or dynamically during operation. The SI5338B-B03800-GM includes factory-programmed OTP NVM, so basic functionality is available immediately after power-on without external programming hardware.
SI5338B-B03800-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338B-B03800-GM FAQ
1.How can I place an order for SI5338B-B03800-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338B-B03800-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338B-B03800-GM reliable?
The price and inventory of SI5338B-B03800-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338B-B03800-GM is usually 5 days.
3.What payment methods are accepted for SI5338B-B03800-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338B-B03800-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338B-B03800-GM?
SI5338B-B03800-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338B-B03800-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338B-B03800-GM?
For technical support, including SI5338B-B03800-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338B-B03800-GM requirements.
6.How does Aetrix verify that SI5338B-B03800-GM is sourced from the original manufacturer or authorized distributors?
All SI5338B-B03800-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338B-B03800-GM meets industry standards.
7.What is the process for return or replacement of SI5338B-B03800-GM?
All SI5338B-B03800-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338B-B03800-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338B-B03800-GM part is unused and in its original packaging.
Return procedure for SI5338B-B03800-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338B-B03800-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

