Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338B-B04160-GM

Name: SI5338B-B04160-GM
Brand: Skyworks Solutions Inc.
SKU: SI5338B-B04160-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338B-B04160-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338B-B04160-GM.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,532

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338B-B04160-GM from Skyworks Solutions is an I²C-programmable quad clock generator IC with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in Ethernet switch/router, PCIe, and FPGA clocking systems.

For engineers reviewing the SI5338B-B04160-GM datasheet, SI5338B-B04160-GM pinout, SI5338B-B04160-GM application, or SI5338B-B04160-GM equivalent, key selection considerations include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage control (1.5/1.8/2.5/3.3 V), flexible input support (crystal, CMOS, SSTL/HSTL, differential), and I²C/SMBus programmability with ClockBuilder Pro software integration.

Technical Context

The SI5338B-B04160-GM implements a two-stage PLL architecture: a high-performance integer-N PLL (Stage 1) locks to one of six input references (IN1–IN6), followed by four independent MultiSynth™ fractional-N synthesizers (Stage 2) generating each output with zero-ppm precision. Each output driver supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats and configurable slew rate, termination, and spread-spectrum modulation (0.5–5.0% at 33–63 kHz).

It features loss-of-lock and loss-of-signal alarms, programmable initial phase offset (±45 ns), glitchless frequency increment/decrement (1 ppm steps), and <20 ps phase step resolution. The device operates from a single 1.8/2.5/3.3 V core supply with 45 mA typical current draw and integrates OTP NVM for factory or field programming.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count & type	Four independently configurable outputs: up to 4 differential (LVPECL/LVDS/HCSL/CML) or 8 single-ended (CMOS/SSTL/HSTL), or mixed
Frequency range per output	0.16–710 MHz (LVPECL/LVDS); 0.16–250 MHz (HCSL); 0.16–200 MHz (CMOS); 0.16–350 MHz (SSTL/HSTL)
Phase jitter (RMS)	0.7 ps RMS typical (12 kHz–20 MHz), meeting PCIe Gen 3 SRNS and Gen 4 Common Clock specs
Input reference support	External crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply & power	Single 1.8/2.5/3.3 V core supply; 45 mA typical IDD at 100 MHz on all outputs and 25 MHz refclk
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad
Operating temperature	–40 °C to +85 °C ambient, qualified per industrial requirements

Pinout & Package

SI5338B-B04160-GM uses a 24-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are standardized across Si5338 variants per Skyworks datasheet Rev. 1.6.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential input pairs	Accept AC-coupled differential clocks up to 710 MHz; require external 100 Ω termination
IN3, IN4	Single-ended input pins	Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH/VIL referenced to VDD
CLK0A/CLK0B to CLK3A/CLK3B	Differential output pairs	Four independent output drivers; each configurable for format, voltage (1.5–3.3 V), and termination
VDDO0–VDDO3	Output buffer supplies	Independent 1.4–3.63 V supplies per output bank enable mixed-voltage system interfacing
VDD	Core supply	Single 1.8/2.5/3.3 V supply powering PLL, logic, and MultiSynth engines
SCL, SDA	I²C/SMBus interface	Standard 100/400 kHz interface for configuration, status readback, and dynamic reprogramming
INTR	Interrupt output	Open-drain alarm signal indicating loss-of-lock or loss-of-signal events
GND, RSVD_GND	Ground terminals	Multiple GND pins and reserved ground pad ensure low-impedance return path and thermal dissipation

Key Features

Feature	Design Value
MultiSynth™ any-frequency synthesis	Generates four independent output frequencies from a single reference with true zero-ppm accuracy and 1 ppb resolution
PCIe Gen 1–4 timing compliance	Fully meets PCIe Gen 3 SRNS and Gen 4 Common Clock jitter requirements (≤0.45 ps RMS) without external filtering
Flexible output configuration	Each output supports independent format (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), voltage (1.5–3.3 V), and drive strength
Glitchless frequency tuning	Hardware-supported ±1 ppm frequency increment/decrement with <667 ns update time and no output interruption
Programmable spread spectrum	Configurable SSC on any output: 0.5–5.0% spread, 33–63 kHz modulation rate, enabling EMI reduction in noise-sensitive systems
External feedback mode	Enables zero-delay clock distribution by feeding back a system clock to INx, synchronizing outputs to external timing domains

Applications

Ethernet Switch/Router Timing	PCIe Gen 1–4 Clocking
Use Scenario: High-density 1/10 GbE line cards requiring multiple synchronized clocks for MAC, PHY, and packet processor subsystems. IC Role / Device Role / Timing Role: Quad clock generator providing independent 125 MHz, 156.25 MHz, and 250 MHz clocks with sub-ps jitter to meet IEEE 802.3 and PCIe timing budgets. Use Value: Eliminates four discrete oscillators and reduces board area by >60%; maintains <0.7 ps RMS jitter across all outputs under varying load conditions.	Use Scenario: Server motherboard with CPU, GPU, and NVMe SSD slots needing compliant common-clock or SRNS reference clocks. IC Role / Device Role / Timing Role: PCIe-compliant clock source delivering 100 MHz HCSL clocks with ≤0.32 ps RMS jitter (Gen 3 SRNS) and ≤0.45 ps RMS (Gen 4 CC). Use Value: Passes Intel Clock Jitter Tool validation out-of-box; supports hot-plug and link training via loss-of-signal detection and interrupt signaling.
Processor & FPGA Clocking	Broadcast Video/Audio Timing
Use Scenario: Heterogeneous SoC/FPGA platforms requiring precise clock domain crossing between ARM cores, DDR interfaces, and video pipelines. IC Role / Device Role / Timing Role: Configurable multi-format generator supplying 100 MHz LVDS for DDR3/4, 200 MHz CMOS for peripherals, and 148.5 MHz LVPECL for HDMI PHY. Use Value: Single-chip solution eliminates level translators and discrete buffers; independent voltage per output enables direct interface to mixed-voltage ICs.	Use Scenario: SMPTE ST 2110 IP media gateway requiring genlock-capable, low-jitter clocks for video frame synchronization and audio sample-rate conversion. IC Role / Device Role / Timing Role: Precision clock synthesizer generating 27 MHz, 74.25 MHz, and 148.5 MHz with <10 ps pk-pk period jitter and programmable phase alignment. Use Value: Meets SMPTE RP188 jitter limits; phase adjustment (<20 ps steps) enables real-time skew compensation across distributed video nodes.

Ethernet Switch/Router Timing

PCIe Gen 1–4 Clocking

Use Scenario: High-density 1/10 GbE line cards requiring multiple synchronized clocks for MAC, PHY, and packet processor subsystems.

IC Role / Device Role / Timing Role: Quad clock generator providing independent 125 MHz, 156.25 MHz, and 250 MHz clocks with sub-ps jitter to meet IEEE 802.3 and PCIe timing budgets.

Use Value: Eliminates four discrete oscillators and reduces board area by >60%; maintains <0.7 ps RMS jitter across all outputs under varying load conditions.

Use Scenario: Server motherboard with CPU, GPU, and NVMe SSD slots needing compliant common-clock or SRNS reference clocks.

IC Role / Device Role / Timing Role: PCIe-compliant clock source delivering 100 MHz HCSL clocks with ≤0.32 ps RMS jitter (Gen 3 SRNS) and ≤0.45 ps RMS (Gen 4 CC).

Use Value: Passes Intel Clock Jitter Tool validation out-of-box; supports hot-plug and link training via loss-of-signal detection and interrupt signaling.

Processor & FPGA Clocking

Broadcast Video/Audio Timing

Use Scenario: Heterogeneous SoC/FPGA platforms requiring precise clock domain crossing between ARM cores, DDR interfaces, and video pipelines.

IC Role / Device Role / Timing Role: Configurable multi-format generator supplying 100 MHz LVDS for DDR3/4, 200 MHz CMOS for peripherals, and 148.5 MHz LVPECL for HDMI PHY.

Use Value: Single-chip solution eliminates level translators and discrete buffers; independent voltage per output enables direct interface to mixed-voltage ICs.

Use Scenario: SMPTE ST 2110 IP media gateway requiring genlock-capable, low-jitter clocks for video frame synchronization and audio sample-rate conversion.

IC Role / Device Role / Timing Role: Precision clock synthesizer generating 27 MHz, 74.25 MHz, and 148.5 MHz with <10 ps pk-pk period jitter and programmable phase alignment.

Use Value: Meets SMPTE RP188 jitter limits; phase adjustment (<20 ps steps) enables real-time skew compensation across distributed video nodes.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B04160-GM	Same pinout and feature set; differs only in factory-programmed NVM configuration (A vs B variant)	Identical use cases; B-variant includes preloaded PCIe Gen 3/4 timing profiles and enhanced spread-spectrum defaults	Select SI5338B-B04160-GM when PCIe SRNS compliance, factory-tuned SSC, or ClockBuilder Pro auto-configuration is required.
LMK04832RHAR	Two PLLs (not four independent MultiSynths); higher power (90 mA typ); larger 48-QFN package	Targeted at ultra-low-jitter (<0.1 ps) RF and instrumentation; less suited for cost-sensitive, space-constrained PCIe/Ethernet designs	Choose LMK04832RHAR only if sub-0.2 ps RMS jitter or dual-loop jitter cleaning is mandatory; SI5338B-B04160-GM offers better integration and footprint efficiency for mainstream digital systems.

Compared with Si5338A-B04160-GM, the SI5338B-B04160-GM delivers optimized factory settings for PCIe timing compliance and EMI reduction, while versus LMK04832RHAR it provides superior integration density and lower power for high-volume communications infrastructure-without sacrificing jitter performance or configurability.

Availability

SI5338B-B04160-GM is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCIe Gen 1–4 clocking, and processor/FPGA clocking requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338B-B04160-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.

The Si5338 family is engineered as a highly configurable, low-jitter clock generator platform targeting high-speed digital systems-including data center interconnects, telecom line cards, and broadcast equipment-where flexibility, precision, and small footprint are critical.

FAQ

What is the primary function of the SI5338B-B04160-GM in a system design?

The SI5338B-B04160-GM serves as an I²C-programmable quad clock generator that synthesizes up to four independent, low-jitter output frequencies from a single input reference. Its core function is to replace multiple discrete oscillators or buffers in systems like PCIe root complexes, Ethernet switches, and FPGA-based platforms-delivering precise, configurable timing with zero-ppm accuracy and sub-ps jitter performance.

Does the SI5338B-B04160-GM support PCIe Gen 4 timing requirements?

Yes, the SI5338B-B04160-GM meets PCIe Gen 4 Common Clock jitter specifications with ≤0.45 ps RMS (12 kHz–20 MHz) when configured per Skyworks' recommended settings. It is validated using the Skyworks PCIe Clock Jitter Tool and complies with PCI-Express Base Specification 4.0 rev. 0.5, making it suitable for server, storage, and accelerator applications requiring Gen 4 timing integrity.

Can the SI5338B-B04160-GM generate different output formats simultaneously?

Yes, the SI5338B-B04160-GM supports simultaneous mixed-output formats: for example, CLK0A/B as LVDS, CLK1A/B as HCSL, CLK2A/B as CMOS, and CLK3A/B as SSTL-all independently configured. Each output bank (VDDO0–VDDO3) can be powered at different voltages (1.5–3.3 V), enabling direct interface to heterogeneous logic families without external level shifters.

How is the SI5338B-B04160-GM programmed and configured?

The SI5338B-B04160-GM is programmed via its I²C/SMBus interface (SCL/SDA pins) using Skyworks' ClockBuilder Pro software. This GUI tool enables full register configuration-including input selection, MultiSynth dividers, output format/voltage, spread spectrum, and phase offsets-and generates factory-programmable .cmb files. Configuration can be loaded at boot via OTP NVM or dynamically during operation.

What package and thermal characteristics does the SI5338B-B04160-GM have?

The SI5338B-B04160-GM uses a 24-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with an exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, supporting reliable operation at full load across –40 to +85 °C. The compact footprint and integrated thermal pad simplify PCB layout and thermal management in space-constrained applications.

SI5338B-B04160-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338B-B04160-GM FAQ

1.How can I place an order for SI5338B-B04160-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338B-B04160-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338B-B04160-GM reliable?

The price and inventory of SI5338B-B04160-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338B-B04160-GM is usually 5 days.

3.What payment methods are accepted for SI5338B-B04160-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338B-B04160-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338B-B04160-GM?

SI5338B-B04160-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338B-B04160-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338B-B04160-GM?

For technical support, including SI5338B-B04160-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338B-B04160-GM requirements.

6.How does Aetrix verify that SI5338B-B04160-GM is sourced from the original manufacturer or authorized distributors?

All SI5338B-B04160-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338B-B04160-GM meets industry standards.

7.What is the process for return or replacement of SI5338B-B04160-GM?

All SI5338B-B04160-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338B-B04160-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338B-B04160-GM part is unused and in its original packaging.

Return procedure for SI5338B-B04160-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…