Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338B-B04162-GMR

Name: SI5338B-B04162-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338B-B04162-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338B-B04162-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338B-B04162-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,340

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338B-B04162-GMR from Skyworks Solutions is a quad-output, I²C-programmable clock generator with MultiSynth™ frequency synthesis. It delivers four independent, any-frequency differential or single-ended clocks (up to 710 MHz LVPECL/LVDS), 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operates from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces multiple crystal oscillators in high-speed serial interface timing.

For engineers reviewing the SI5338B-B04162-GMR datasheet, SI5338B-B04162-GMR pinout, SI5338B-B04162-GMR application, or SI5338B-B04162-GMR equivalent, key selection criteria include PCIe Gen 4 jitter compliance (0.15–0.45 ps RMS), independent per-output voltage configuration (1.5–3.3 V), programmable phase/frequency step resolution (<20 ps / 1 ppm), and support for differential input references up to 710 MHz.

Technical Context

The SI5338B-B04162-GMR implements a two-stage PLL architecture: a high-stability reference stage followed by four independent MultiSynth™ fractional-N synthesis blocks. Each output driver supports configurable format (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL) and voltage (1.5–3.3 V), enabling mixed-signal clock distribution across FPGAs, processors, and SerDes PHYs.

It features loss-of-lock and loss-of-signal monitoring, external feedback mode for zero-delay operation, and independent glitchless frequency increment/decrement via pin control or I²C. Spread spectrum modulation (0.5–5.0% spread, 33–63 kHz rate) is available on any output for EMI reduction.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count & type	4 differential outputs (CLK0A/B–CLK3A/B); supports up to 8 single-ended or mixed configurations
Max output frequency	710 MHz (LVPECL/LVDS), 350 MHz (SSTL/HSTL), 250 MHz (HCSL), 200 MHz (CMOS)
Phase jitter (RMS)	0.7 ps (12 kHz–20 MHz, differential outputs, 125 MHz @ 25 MHz ref)
PCIe compliance	Gen 1/2/3/4 Common Clock; Gen 3 SRNS compliant (0.11–0.32 ps RMS)
Input reference range	5–710 MHz differential; 5–350 MHz SSTL/HSTL; 5–200 MHz CMOS; 8–30 MHz crystal
Supply & power	1.8/2.5/3.3 V core (45 mA typ); independent VDDOx per output (1.4–3.63 V)
Operating temperature	–40 °C to +85 °C ambient, qualified for industrial applications

Pinout & Package

SI5338B-B04162-GMR is housed in a 4 × 4 mm, 24-lead QFN package with exposed thermal pad. Pin assignments are fixed per the Si5338 family: IN1/IN2 (diff clk0), IN3/IN4 (SE clk1), IN5/IN6 (diff clk2), CLK0A–CLK3B (four differential output pairs), VDD/VDDOx (supply rails), SCL/SDA/INTR (I²C interface), and RSVD_GND.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2	Differential reference input 0	Accepts 5–710 MHz AC-coupled differential clock; internal 100 Ω termination
CLK0A, CLK0B	Differential output 0 pair	Configurable format/voltage; supports LVPECL/LVDS/HCSL/CML/SSTL/HSTL
VDDO0–VDDO3	Output buffer supply rails	Independent 1.4–3.63 V supplies per output bank; enables mixed-voltage clocking
SCL, SDA	I²C serial interface	SMBus-compatible 100/400 kHz; used for register programming and status readback
INTR	Interrupt output	Open-drain alarm signal for loss-of-lock, loss-of-signal, or configuration error

Key Features

Feature	Design Value
MultiSynth™ synthesis	Four independent fractional-N synthesizers enable true zero-ppm accuracy on all outputs simultaneously
Per-output voltage control	Each of four output banks has dedicated VDDOx rail (1.5/1.8/2.5/3.3 V selectable) for mixed-interface timing
Glitchless frequency tuning	Pin-controlled or I²C-based frequency increment/decrement in 1 ppm steps without output interruption
Programmable phase offset	±45 ns initial phase adjustment per output with <20 ps step resolution for skew compensation
Spread spectrum support	Configurable SSC on any output: 0.5–5.0% spread, 33–63 kHz modulation rate, for EMI reduction

Applications

PCIe Gen 4 Switch Timing	Ethernet Switch Clocking
Use Scenario: High-density 10/25/100 GbE switch ASIC requiring synchronized low-jitter clocks for multiple SerDes lanes and management interfaces. IC Role / Device Role / Timing Role: Primary clock generator providing four independent PCIe Gen 4-compliant clocks (100 MHz HCSL) with sub-0.45 ps RMS jitter and SRNS support. Use Value: Meets Intel's PCIe Gen 4 Common Clock jitter spec (0.15–0.45 ps RMS) while eliminating need for four discrete oscillators and reducing board area by >60%.	Use Scenario: Carrier-grade Ethernet switch supporting 1 GbE and 10 GbE ports with mixed PHY voltage requirements (1.8 V, 2.5 V, 3.3 V). IC Role / Device Role / Timing Role: Configurable clock source delivering 125 MHz LVDS (for 1 GbE), 156.25 MHz HCSL (for 10 GbE), and 25 MHz CMOS (for management MCU) from one device. Use Value: Independent VDDOx rails allow simultaneous 1.8 V and 2.5 V outputs; eliminates level-shifting and reduces BOM count by three clock ICs.
FPGA-Based Video Processing	Telecom Line Card Synthesis
Use Scenario: Broadcast video processing platform using Xilinx Kintex Ultrascale+ FPGA with multiple clock domains (video pixel clock, AXI interconnect, DDR4 memory, PCIe host interface). IC Role / Device Role / Timing Role: Quad-output generator supplying 148.5 MHz LVDS (HD-SDI), 300 MHz LVPECL (FPGA fabric), 100 MHz HCSL (PCIe), and 200 MHz CMOS (DDR4 controller). Use Value: All frequencies synthesized from single 25 MHz crystal; eliminates timing skew between domains and simplifies clock tree design.	Use Scenario: Telecom line card requiring OC-12 (155.52 MHz), SONET/SDH, and SyncE timing with deterministic phase alignment across multiple ports. IC Role / Device Role / Timing Role: Low-jitter clock synthesizer generating 155.52 MHz (OC-12), 622.08 MHz (OC-48), and 2.048 MHz (E1) with <0.7 ps RMS jitter and programmable phase offsets. Use Value: Achieves OC-12 random jitter spec (0.7 ps RMS) and supports external feedback for zero-delay mode-critical for packet timing transparency.

PCIe Gen 4 Switch Timing

Ethernet Switch Clocking

Use Scenario: High-density 10/25/100 GbE switch ASIC requiring synchronized low-jitter clocks for multiple SerDes lanes and management interfaces.

IC Role / Device Role / Timing Role: Primary clock generator providing four independent PCIe Gen 4-compliant clocks (100 MHz HCSL) with sub-0.45 ps RMS jitter and SRNS support.

Use Value: Meets Intel's PCIe Gen 4 Common Clock jitter spec (0.15–0.45 ps RMS) while eliminating need for four discrete oscillators and reducing board area by >60%.

Use Scenario: Carrier-grade Ethernet switch supporting 1 GbE and 10 GbE ports with mixed PHY voltage requirements (1.8 V, 2.5 V, 3.3 V).

IC Role / Device Role / Timing Role: Configurable clock source delivering 125 MHz LVDS (for 1 GbE), 156.25 MHz HCSL (for 10 GbE), and 25 MHz CMOS (for management MCU) from one device.

Use Value: Independent VDDOx rails allow simultaneous 1.8 V and 2.5 V outputs; eliminates level-shifting and reduces BOM count by three clock ICs.

FPGA-Based Video Processing

Telecom Line Card Synthesis

Use Scenario: Broadcast video processing platform using Xilinx Kintex Ultrascale+ FPGA with multiple clock domains (video pixel clock, AXI interconnect, DDR4 memory, PCIe host interface).

IC Role / Device Role / Timing Role: Quad-output generator supplying 148.5 MHz LVDS (HD-SDI), 300 MHz LVPECL (FPGA fabric), 100 MHz HCSL (PCIe), and 200 MHz CMOS (DDR4 controller).

Use Value: All frequencies synthesized from single 25 MHz crystal; eliminates timing skew between domains and simplifies clock tree design.

Use Scenario: Telecom line card requiring OC-12 (155.52 MHz), SONET/SDH, and SyncE timing with deterministic phase alignment across multiple ports.

IC Role / Device Role / Timing Role: Low-jitter clock synthesizer generating 155.52 MHz (OC-12), 622.08 MHz (OC-48), and 2.048 MHz (E1) with <0.7 ps RMS jitter and programmable phase offsets.

Use Value: Achieves OC-12 random jitter spec (0.7 ps RMS) and supports external feedback for zero-delay mode-critical for packet timing transparency.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5338A-B04162-GMR	Same pinout/package; differs only in factory-programmed NVM configuration (A vs B variant)	Identical electrical specs and feature set; B variant includes pre-loaded PCIe Gen 4 profile	Select SI5338B-B04162-GMR when PCIe Gen 4 SRNS compliance and factory-tuned jitter performance are required out-of-box.
LMK04832ISQE/NOPB	Two PLLs (not four independent synthesizers); higher power (120 mA); larger 7 × 7 mm 48-VQFN	Supports JESD204B deterministic latency; lacks per-output voltage control and SSC per channel	Choose LMK04832 for ultra-low-latency deterministic clocking in radar/data converter systems-not for PCIe/Ethernet consolidation.

Compared with Si5338A-B04162-GMR, the SI5338B-B04162-GMR offers identical hardware but ships with PCIe Gen 4-optimized firmware; versus LMK04832, it provides superior integration density, lower jitter at high frequencies, and flexible per-output voltage control-making it optimal for space-constrained, multi-standard serial interface timing.

Availability

SI5338B-B04162-GMR is available at Aetrix Electronics and suitable for PCIe Gen 4 switch design, high-density Ethernet switching, and FPGA-based broadcast video timing requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5338B-B04162-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and industrial markets.

The Si5338 product line was designed specifically for high-performance, multi-protocol serial interface timing-including PCIe, Ethernet, Fibre Channel, and telecom standards-with emphasis on jitter performance, configurability, and system-level integration.

FAQ

What is the primary function of the SI5338B-B04162-GMR in a PCIe Gen 4 system?

The SI5338B-B04162-GMR serves as the common clock generator for PCIe Gen 4 switch or endpoint designs, delivering four low-jitter (0.15–0.45 ps RMS) 100 MHz HCSL clocks that meet Intel's SRNS specification. Its factory-programmed B-variant configuration ensures immediate compliance without custom register tuning, and its 4 × 4 mm QFN footprint enables dense SerDes timing layouts. SI5338B-B04162-GMR supports both common clock and separate reference architectures.

Does the SI5338B-B04162-GMR support independent voltage control per output?

Yes, the SI5338B-B04162-GMR provides four dedicated VDDOx supply pins (VDDO0–VDDO3), each configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V operation. This allows simultaneous generation of LVDS (2.5 V), HCSL (1.8 V), and CMOS (3.3 V) outputs without external level shifters-critical for mixed-voltage FPGA or ASIC clock trees. SI5338B-B04162-GMR maintains full jitter performance across all supported output voltages.

How does the SI5338B-B04162-GMR achieve 0 ppm frequency accuracy?

The SI5338B-B04162-GMR achieves true zero-ppm frequency accuracy through its patented MultiSynth™ fractional-N synthesis architecture, which uses high-resolution dividers (M/N/R) and a stable PLL reference to generate exact output frequencies without rounding error. Unlike integer-N synthesizers, it avoids accumulated drift over temperature and time. SI5338B-B04162-GMR maintains this precision across all four outputs simultaneously, even when configured for disparate frequencies like 100 MHz and 156.25 MHz.

Can the SI5338B-B04162-GMR operate in clock buffer (PLL bypass) mode?

Yes, the SI5338B-B04162-GMR supports clock buffer mode where the input reference passes directly to selected outputs with minimal additive jitter (0.165 ps RMS, 12 kHz–20 MHz). In this mode, PLL functionality is disabled, propagation delay is reduced to 2.5–4 ns, and loss-of-signal detection remains active. SI5338B-B04162-GMR retains full output format and voltage configurability in bypass mode, making it suitable for low-latency fanout applications.

What development tools are officially supported for configuring the SI5338B-B04162-GMR?

Skyworks' ClockBuilder Pro software is the official, free configuration tool for the SI5338B-B04162-GMR. It provides GUI-based frequency planning, jitter simulation, register map generation, and EEPROM programming via USB-to-I²C adapter. The SI5338B-B04162-GMR also integrates with the Skyworks PCIe Clock Jitter Tool for automated compliance testing against Gen 1–4 specifications. No third-party tools are required for full evaluation or production programming.

SI5338B-B04162-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338B-B04162-GMR FAQ

1.How can I place an order for SI5338B-B04162-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338B-B04162-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338B-B04162-GMR reliable?

The price and inventory of SI5338B-B04162-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338B-B04162-GMR is usually 5 days.

3.What payment methods are accepted for SI5338B-B04162-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338B-B04162-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338B-B04162-GMR?

SI5338B-B04162-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338B-B04162-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338B-B04162-GMR?

For technical support, including SI5338B-B04162-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338B-B04162-GMR requirements.

6.How does Aetrix verify that SI5338B-B04162-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338B-B04162-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338B-B04162-GMR meets industry standards.

7.What is the process for return or replacement of SI5338B-B04162-GMR?

All SI5338B-B04162-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338B-B04162-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338B-B04162-GMR part is unused and in its original packaging.

Return procedure for SI5338B-B04162-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…