Skyworks Solutions Inc. SI5338B-B04802-GM
- Part No.:
- SI5338B-B04802-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338B-B04802-GM.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:3,503
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338B-B04802-GM from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply. It replaces up to four crystal oscillators in high-speed serial interface timing applications such as PCIe switch cards and 10 GbE line cards.
For engineers reviewing the SI5338B-B04802-GM datasheet, SI5338B-B04802-GM pinout, SI5338B-B04802-GM application, or SI5338B-B04802-GM equivalent, key selection considerations include its MultiSynth™ fractional-N synthesis architecture, independent per-output voltage (1.5–3.3 V), ±20 ps phase step resolution, spread-spectrum capability (0.5–5.0% down-spread), and 24-QFN 4×4 mm package with exposed thermal pad.
Technical Context
The SI5338B-B04802-GM implements a two-stage PLL architecture: a high-stability integer-N Phase-Locked Loop (Stage 1) locks to one of six input references (crystal, CMOS, SSTL/HSTL, or differential), followed by four independent MultiSynth™ fractional-N synthesis blocks (Stage 2) generating output clocks with 1 ppb frequency resolution. Each output driver supports LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL formats.
It features loss-of-lock and loss-of-signal alarms, programmable initial phase offset (±45 ns), glitchless frequency increment/decrement in 1 ppm steps, and independent spread-spectrum modulation (33–63 kHz rate, 0.5–5.0% deviation) on any output. The device operates across –40 to +85 °C and supports external feedback for zero-delay mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS and Gen 4 common clock jitter requirements |
| Output Count & Type | 4 differential outputs (CLK0A/B–CLK3A/B) or up to 8 single-ended; supports mixed-mode configuration |
| Frequency Range | 0.16–710 MHz per output; dual frequencies >350 MHz limited to Fvco/4 and Fvco/6 |
| Input Reference Support | Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Supply Voltages | Core: 1.8/2.5/3.3 V (±10%); output buffers: independently configurable 1.5/1.8/2.5/3.3 V |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad (RoHS-compliant) |
| Operating Temperature | –40 °C to +85 °C ambient; validated for industrial and telecom infrastructure use |
Pinout & Package
SI5338B-B04802-GM uses a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are fixed per the Si5338 family and verified in Skyworks Rev. 1.6 datasheet Figure 1 (Top View).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2 | Differential input pair 1 | Accepts 5–710 MHz AC-coupled differential reference; requires external 100 Ω termination |
| IN3, IN4 | Single-ended input pair | Supports 5–200 MHz CMOS-level inputs; VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A, CLK0B – CLK3A, CLK3B | Differential output pairs | Four independent outputs; each configurable for LVPECL/LVDS/HCSL/CML/SSTL/HSTL |
| VDDO0–VDDO3 | Output buffer supply rails | Independent 1.5/1.8/2.5/3.3 V supplies per output bank; enables mixed-voltage system interfacing |
| VDD | Core supply | Single 1.8/2.5/3.3 V supply; PSRR optimized for low-noise clock generation |
| SCL, SDA | I²C/SMBus interface | Standard 100/400 kHz operation; supports ClockBuilder Pro programming and runtime reconfiguration |
| INTR | Interrupt output | Open-drain status indicator for loss-of-lock (LOL) and loss-of-signal (LOS) events |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ synthesis | Four independent fractional-N synthesizers enabling true zero-ppm frequency accuracy on all outputs |
| Per-output voltage control | Each output bank (VDDO0–VDDO3) supports 1.5/1.8/2.5/3.3 V, allowing direct interface to mixed-voltage FPGAs and ASICs |
| Glitchless frequency tuning | 1 ppm step size with pin-controlled or I²C-initiated increment/decrement; update time <667 ns above 18 MHz |
| Programmable phase offset | ±45 ns range with <20 ps step resolution; enables precise skew management across multi-lane interfaces |
| Spread-spectrum modulation | Configurable 0.5–5.0% down-spread at 33–63 kHz on any output; reduces EMI in dense PCB layouts |
| Zero-delay mode support | External feedback path enables synchronous clock distribution with minimal propagation delay variation |
Applications
| PCIe Switch Timing | Ethernet Line Card Clocking |
|---|---|
Use Scenario: Providing synchronized 100 MHz HCSL clocks to multiple PCIe Gen 3/4 switch ICs on a carrier board with strict jitter budget (<0.32 ps RMS). IC Role / Device Role / Timing Role: Primary clock generator delivering Common Clock topology with SRNS compliance and deterministic jitter control. Use Value: Meets PCIe Gen 4 common clock TJ spec (≤33.6 ps pk-pk) and eliminates need for four discrete oscillators, reducing BOM count and layout complexity. |
Use Scenario: Generating 125 MHz LVDS and 156.25 MHz CMOS clocks for 10 GbE PHYs and packet processors on telecom line cards. IC Role / Device Role / Timing Role: Quad-output frequency translator converting a 25 MHz crystal reference into multiple protocol-specific rates. Use Value: Enables single-reference design with independent voltage scaling (1.8 V for PHYs, 3.3 V for legacy controllers) and <10 ps cycle-cycle jitter. |
| Broadcast Video Synchronization | FPGA-Based Test Equipment |
Use Scenario: Delivering genlock-capable 27 MHz, 74.25 MHz, and 148.5 MHz LVDS clocks to SDI serializer/deserializer ICs in broadcast video routers. IC Role / Device Role / Timing Role: Precision jitter-cleaned clock source supporting SMPTE ST 2082-1 and ST 2081-1 timing standards. Use Value: Achieves 0.7 ps RMS random jitter (12 kHz–20 MHz), satisfying broadcast-grade phase noise requirements without external cleanup PLLs. |
Use Scenario: Supplying programmable 100–500 MHz clocks to high-speed ADC/DAC interfaces and logic analyzers requiring sub-20 ps phase step resolution. IC Role / Device Role / Timing Role: Reconfigurable clock engine enabling rapid test pattern switching and deterministic timing alignment across channels. Use Value: Independent phase adjustment (<20 ps steps) and glitchless frequency sweep (1 ppm increments) support real-time calibration and jitter tolerance testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-B04802-GM | Same pinout and register map; differs only in factory-programmed NVM configuration (different default frequency plan) | Identical electrical and thermal specs; used where preloaded configuration matches target system clock tree | Select when factory-programmed startup behavior aligns with system boot sequence-no I²C initialization required at power-up |
| LMK04832ISQE/NOPB | Two PLLs (not four independent synthesizers); higher power (95 mA typ); supports JESD204B SYSREF but lacks per-output voltage control | Better suited for RF sampling systems requiring deterministic latency; less flexible for mixed-voltage FPGA clock trees | Prefer for JESD204B-compliant data converter timing; avoid when independent output voltage scaling or zero-ppm synthesis per channel is required |
Compared with Si5338A-B04802-GM, the SI5338B-B04802-GM offers identical hardware but distinct factory NVM content; versus LMK04832, it provides finer per-output configurability and lower jitter at reduced power, though without JESD204B SYSREF support.
Availability
SI5338B-B04802-GM is available at Aetrix Electronics and suitable for PCIe switch timing, 10 GbE line card clocking, broadcast video synchronization, and FPGA-based test equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SI5338B-B04802-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog products for infrastructure, automotive, and mobile markets.
The Si5338 product line delivers highly configurable, low-jitter clock generation for high-speed serial interfaces-including PCIe, Ethernet, Fibre Channel, and broadcast video-enabling consolidation of multiple oscillators into a single programmable IC.
FAQ
What is the primary function of the SI5338B-B04802-GM?
The SI5338B-B04802-GM is an I²C-programmable quad clock generator that synthesizes up to four independent, zero-ppm-accurate output frequencies from a single reference input. It serves as a drop-in replacement for multiple crystal oscillators in applications like PCIe switches and 10 GbE line cards, leveraging Skyworks' MultiSynth™ technology for low-jitter, flexible timing.
Does the SI5338B-B04802-GM support PCIe Gen 4 timing requirements?
Yes, the SI5338B-B04802-GM meets PCIe Gen 4 Common Clock specifications with ≤0.45 ps RMS jitter (1.5 MHz–50 MHz band) and ≤33.6 ps pk-pk total jitter when configured per Skyworks AN562 guidelines. Its 0.7 ps RMS typical phase jitter and SRNS compliance make it suitable for Gen 3 and Gen 4 switch and endpoint timing.
How is the SI5338B-B04802-GM programmed and configured?
The SI5338B-B04802-GM is programmed via its I²C/SMBus-compatible interface using Skyworks' ClockBuilder Pro software, which generates custom configuration files and supports runtime reconfiguration. Factory-programmed NVM stores default settings, enabling immediate clock output at power-up without host intervention.
What output signal formats does the SI5338B-B04802-GM support?
The SI5338B-B04802-GM supports LVPECL, LVDS, HCSL, CML, CMOS, SSTL, and HSTL output formats across its four differential pairs (CLK0A/B–CLK3A/B). Each output bank (VDDO0–VDDO3) is independently configurable for 1.5 V, 1.8 V, 2.5 V, or 3.3 V supply, enabling direct interface to mixed-voltage SoCs and FPGAs.
What is the operating temperature range and package type of the SI5338B-B04802-GM?
The SI5338B-B04802-GM operates from –40 °C to +85 °C and is housed in a RoHS-compliant 24-pin QFN package measuring 4 × 4 mm with 0.5 mm pitch and an exposed thermal pad. This compact footprint supports high-density PCB layouts in telecom, computing, and broadcast infrastructure designs.
SI5338B-B04802-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338B-B04802-GM FAQ
1.How can I place an order for SI5338B-B04802-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338B-B04802-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338B-B04802-GM reliable?
The price and inventory of SI5338B-B04802-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338B-B04802-GM is usually 5 days.
3.What payment methods are accepted for SI5338B-B04802-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338B-B04802-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338B-B04802-GM?
SI5338B-B04802-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338B-B04802-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338B-B04802-GM?
For technical support, including SI5338B-B04802-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338B-B04802-GM requirements.
6.How does Aetrix verify that SI5338B-B04802-GM is sourced from the original manufacturer or authorized distributors?
All SI5338B-B04802-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338B-B04802-GM meets industry standards.
7.What is the process for return or replacement of SI5338B-B04802-GM?
All SI5338B-B04802-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5338B-B04802-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338B-B04802-GM part is unused and in its original packaging.
Return procedure for SI5338B-B04802-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338B-B04802-GM Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

