Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5338B-B04857-GMR

Name: SI5338B-B04857-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5338B-B04857-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5338B-B04857-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 24-VFQFN Exposed Pad

Datasheet:: SI5338B-B04857-GMR.pdf

Description:: I2C CONTROL, 4-OUTPUT, ANY FREQU

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,522

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5338B-B04857-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation from 1.8/2.5/3.3 V core supply in a 4 × 4 mm 24-QFN package. It replaces up to four crystal oscillators in Ethernet switch/router and FPGA clocking systems.

For engineers reviewing the SI5338B-B04857-GMR datasheet, SI5338B-B04857-GMR pinout, SI5338B-B04857-GMR application, or SI5338B-B04857-GMR equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage per driver (1.5/1.8/2.5/3.3 V), programmable phase/frequency increment (±45 ns / 1 ppm steps), and spread-spectrum capability (0.5–5.0% spread, 33–63 kHz modulation).

Technical Context

The SI5338B-B04857-GMR implements a two-stage PLL architecture: a high-stability reference stage (with crystal or external clock input) followed by four independent MultiSynth™ fractional-N synthesis blocks, each feeding a configurable output driver stage. Its synthesis resolution is 1 ppb for frequencies below Fvco/8.

It supports flexible input references - including 8–30 MHz crystals, 5–200 MHz CMOS, 5–350 MHz SSTL/HSTL, and 5–710 MHz differential inputs - and enables zero-delay mode via external feedback. Loss-of-lock and loss-of-signal alarms are integrated for system monitoring.

Key Specifications

Parameter	Value and Actual Design Meaning
Phase Jitter (RMS)	0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS & Gen 4 common clock specs
Output Frequency Range	0.16–710 MHz per channel; LVPECL/LVDS up to 710 MHz, HCSL up to 250 MHz, CMOS up to 200 MHz
Input Reference Support	Crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz)
Supply Voltages	Core: 1.8/2.5/3.3 V ±10%; Output buffers: independently configurable 1.5/1.8/2.5/3.3 V
Package	24-pin QFN, 4 × 4 mm, 0.5 mm pitch; RoHS-compliant, moisture sensitivity level 3
Temperature Range	–40 °C to +85 °C ambient; qualified for industrial and telecom line card applications
Power Consumption	45 mA typical core current at 100 MHz on all outputs with 25 MHz refclk

Pinout & Package

SI5338B-B04857-GMR is housed in a 24-lead, 4 × 4 mm QFN package with exposed thermal pad. Pin 1 is top-left corner (IN1), and pin numbering proceeds counterclockwise. The package supports standard reflow profiles per JEDEC J-STD-020.

Pin/Terminal	Circuit Role	Design Meaning
IN1, IN2, IN5, IN6	Differential clock inputs	Accept AC-coupled differential reference clocks up to 710 MHz; require external 100 Ω termination
IN3, IN4	Single-ended clock inputs	Support CMOS/SSTL/HSTL inputs (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD
CLK0A/CLK0B – CLK3A/CLK3B	Differential output pairs	Four independent output drivers; each configurable as LVPECL, LVDS, HCSL, CML, or SSTL/HSTL
VDDO0–VDDO3	Output buffer supplies	Independent voltage rails per output pair (1.4–3.63 V); enable mixed-voltage system interfacing
SCL, SDA, INTR	I²C interface & interrupt	SMBus-compatible serial control (up to 400 kHz); INTR asserts on loss-of-lock or loss-of-signal
VDD	Core supply	Single 1.8/2.5/3.3 V core rail; PSRR optimized for low-noise timing performance
GND, RSVD_GND	Ground connections	Multiple GND pins including dedicated reserved ground for noise isolation and thermal dissipation

Key Features

Feature	Design Value
Any-frequency synthesis per output	Four independent MultiSynth™ engines deliver true zero-ppm accuracy across 0.16–710 MHz without external components
Programmable phase adjustment	±45 ns range in <20 ps steps per output; enables precise skew alignment in multi-clock domain systems
Glitchless frequency tuning	Independent 1 ppm increment/decrement via pin or I²C; no output interruption during dynamic frequency changes
Spread-spectrum clocking	Configurable on any output: 0.5–5.0% spread depth, 33–63 kHz modulation rate; reduces EMI in dense PCB layouts
PCIe Gen 4 compliance	Meets PCIe Base Spec 4.0 rev. 0.5 common clock jitter requirements (0.15–0.45 ps RMS)
Zero-delay mode support	External feedback path enables synchronous clock distribution with minimal propagation delay variation

Applications

Ethernet Switch/Router Timing	PCIe Gen 1–4 Clocking
Use Scenario: High-density 1/10 GbE switching fabric requiring synchronized clocks across multiple PHYs, MACs, and packet processors. IC Role / Device Role / Timing Role: Primary quad-output clock source generating independent 125 MHz, 156.25 MHz, and 250 MHz clocks with sub-ps jitter for SerDes lanes and control logic. Use Value: Eliminates four discrete oscillators; ensures PCIe Gen 4 jitter compliance (<0.45 ps RMS) and deterministic inter-lane skew (<100 ps).	Use Scenario: Server motherboard with multiple PCIe slots, NVMe SSDs, and CPU/CXL interfaces needing common-reference or SRNS clocking. IC Role / Device Role / Timing Role: PCIe Common Clock generator delivering 100 MHz differential HCSL to root complex and endpoints, plus auxiliary clocks for management controllers. Use Value: Meets PCIe Gen 4 SRNS jitter spec (0.11–0.32 ps RMS) and supports seamless frequency margining via 1 ppm step tuning.
Broadcast Video/Audio Sync	FPGA & Processor Clocking
Use Scenario: SMPTE ST 2082/2110 video over IP gateway requiring genlock-capable 27 MHz, 74.25 MHz, and 148.5 MHz clocks with frame-accurate phase alignment. IC Role / Device Role / Timing Role: Multi-format clock synthesizer providing LVDS and CMOS outputs at broadcast-standard frequencies with programmable initial phase offset. Use Value: Enables frame-synchronous switching between sources using ±45 ns phase control in 20 ps steps; supports both SDI and IP media transport layers.	Use Scenario: Industrial FPGA-based vision system with heterogeneous peripherals (DDR4, MIPI CSI-2, GigE, CAN FD) demanding isolated, voltage-matched clocks. IC Role / Device Role / Timing Role: Central clock hub generating 300 MHz LVDS for FPGA fabric, 100 MHz HCSL for DDR4 PHY, and 24 MHz CMOS for microcontroller subsystem. Use Value: Independent VDDOx rails allow simultaneous 1.8 V, 2.5 V, and 3.3 V outputs; eliminates level-shifter ICs and reduces BOM count.

Ethernet Switch/Router Timing

PCIe Gen 1–4 Clocking

Use Scenario: High-density 1/10 GbE switching fabric requiring synchronized clocks across multiple PHYs, MACs, and packet processors.

IC Role / Device Role / Timing Role: Primary quad-output clock source generating independent 125 MHz, 156.25 MHz, and 250 MHz clocks with sub-ps jitter for SerDes lanes and control logic.

Use Value: Eliminates four discrete oscillators; ensures PCIe Gen 4 jitter compliance (<0.45 ps RMS) and deterministic inter-lane skew (<100 ps).

Use Scenario: Server motherboard with multiple PCIe slots, NVMe SSDs, and CPU/CXL interfaces needing common-reference or SRNS clocking.

IC Role / Device Role / Timing Role: PCIe Common Clock generator delivering 100 MHz differential HCSL to root complex and endpoints, plus auxiliary clocks for management controllers.

Use Value: Meets PCIe Gen 4 SRNS jitter spec (0.11–0.32 ps RMS) and supports seamless frequency margining via 1 ppm step tuning.

Broadcast Video/Audio Sync

FPGA & Processor Clocking

Use Scenario: SMPTE ST 2082/2110 video over IP gateway requiring genlock-capable 27 MHz, 74.25 MHz, and 148.5 MHz clocks with frame-accurate phase alignment.

IC Role / Device Role / Timing Role: Multi-format clock synthesizer providing LVDS and CMOS outputs at broadcast-standard frequencies with programmable initial phase offset.

Use Value: Enables frame-synchronous switching between sources using ±45 ns phase control in 20 ps steps; supports both SDI and IP media transport layers.

Use Scenario: Industrial FPGA-based vision system with heterogeneous peripherals (DDR4, MIPI CSI-2, GigE, CAN FD) demanding isolated, voltage-matched clocks.

IC Role / Device Role / Timing Role: Central clock hub generating 300 MHz LVDS for FPGA fabric, 100 MHz HCSL for DDR4 PHY, and 24 MHz CMOS for microcontroller subsystem.

Use Value: Independent VDDOx rails allow simultaneous 1.8 V, 2.5 V, and 3.3 V outputs; eliminates level-shifter ICs and reduces BOM count.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D06989-GM	Higher integration: includes integrated crystal, lower jitter (0.35 ps RMS), supports up to 10 outputs; larger 5 × 5 mm 32-QFN package	Targeted at space-constrained, ultra-low-jitter designs (e.g., 5G radio units); not drop-in compatible due to pin count and footprint change	Select when jitter budget is <0.4 ps RMS and board area allows 32-QFN; requires layout revision.
ICS853S01AGI-01LFT	Fixed-frequency, non-programmable quad LVDS buffer; no synthesis capability; 1.2 ps RMS jitter; 3.3 V only; 24-TSSOP package	Used only for clock fanout-not frequency translation or generation; lacks I²C interface, spread spectrum, or phase control	Select only for simple clock distribution where input frequency matches all required outputs exactly.

Compared with Si5332A-D06989-GM and ICS853S01AGI-01LFT, the SI5338B-B04857-GMR uniquely balances field-programmability, jitter performance, and pin-compatible scalability-enabling one hardware design to support multiple frequency plans without component change.

Availability

SI5338B-B04857-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCIe Gen 1–4 clocking, and broadcast video/audio synchronization requiring stable component supply across long-life industrial and telecom programs.

Supply support for SI5338B-B04857-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.

The SI5338 family is designed for high-performance, software-configurable clock generation in data center, networking, and broadcast equipment-emphasizing low jitter, multi-format flexibility, and robust system-level timing control.

FAQ

What is the primary function of the SI5338B-B04857-GMR in a system?

The SI5338B-B04857-GMR serves as an I²C-programmable quad clock generator that synthesizes four independent, low-jitter output clocks from a single reference input. It replaces multiple discrete oscillators or buffers, enabling flexible frequency planning in systems like PCIe platforms and Ethernet switches. Its MultiSynth™ technology ensures true zero-ppm accuracy on all SI5338B-B04857-GMR outputs without external loop filters or VCXOs.

Does the SI5338B-B04857-GMR support PCIe Gen 4 timing requirements?

Yes, the SI5338B-B04857-GMR meets PCIe Gen 4 common clock jitter specifications per PCI-Express Base Specification 4.0 rev. 0.5, delivering 0.15–0.45 ps RMS jitter at 100 MHz HCSL output. It also complies with PCIe Gen 3 SRNS (Separate Reference No Spread) requirements (0.11–0.32 ps RMS) and supports Gen 1/2/3/4 Common Clock modes. Validation uses the Skyworks PCIe Clock Jitter Tool and Intel Clock Jitter Tool v1.6.4.

Can the SI5338B-B04857-GMR generate different output voltages simultaneously?

Yes, the SI5338B-B04857-GMR provides four independent VDDOx supply pins (VDDO0–VDDO3), each configurable from 1.4 V to 3.63 V. This allows simultaneous LVPECL (2.5/3.3 V), LVDS (1.8/2.5 V), and CMOS (1.8/2.5/3.3 V) outputs on a single device-supporting mixed-voltage SoC/FPGA interfaces without external level shifters. Each SI5338B-B04857-GMR output driver is powered from its dedicated VDDO rail.

How is the SI5338B-B04857-GMR programmed, and what tools are required?

The SI5338B-B04857-GMR is programmed via an I²C/SMBus-compatible 2-wire interface (SCL/SDA) operating up to 400 kHz. Configuration is simplified using Skyworks' ClockBuilder Pro software, which generates custom configuration files and register maps based on user-defined frequency, format, and feature requirements. The SI5338B-B04857-GMR also supports pin-controlled frequency/phase adjustments (PINC/FDEC/OEB) for real-time tuning without host processor involvement.

What package and thermal characteristics does the SI5338B-B04857-GMR have?

The SI5338B-B04857-GMR uses a 24-pin QFN package measuring 4 × 4 mm with 0.5 mm pitch and an exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, enabling reliable operation at full load across –40 °C to +85 °C ambient. The package is RoHS-compliant and rated MSL-3 per JEDEC J-STD-020, requiring bake prior to reflow if exposed to ambient >30 °C/60% RH for >168 hours.

SI5338B-B04857-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 24-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: -

Main Purpose:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 24-QFN (4x4)

SI5338B-B04857-GMR FAQ

1.How can I place an order for SI5338B-B04857-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5338B-B04857-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5338B-B04857-GMR reliable?

The price and inventory of SI5338B-B04857-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338B-B04857-GMR is usually 5 days.

3.What payment methods are accepted for SI5338B-B04857-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338B-B04857-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5338B-B04857-GMR?

SI5338B-B04857-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5338B-B04857-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5338B-B04857-GMR?

For technical support, including SI5338B-B04857-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338B-B04857-GMR requirements.

6.How does Aetrix verify that SI5338B-B04857-GMR is sourced from the original manufacturer or authorized distributors?

All SI5338B-B04857-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338B-B04857-GMR meets industry standards.

7.What is the process for return or replacement of SI5338B-B04857-GMR?

All SI5338B-B04857-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338B-B04857-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5338B-B04857-GMR part is unused and in its original packaging.

Return procedure for SI5338B-B04857-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…