Skyworks Solutions Inc. SI5338B-B04871-GMR
- Part No.:
- SI5338B-B04871-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Application Specific Clock/Timing
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SI5338B-B04871-GMR.pdf
- Description:
- I2C CONTROL, 4-OUTPUT, ANY FREQU
- Quantity:
- Payment:

- Shipping:

Inventory:3,936
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5338B-B04871-GMR from Skyworks Solutions is an I²C-programmable quad clock generator with four independently configurable differential or single-ended outputs, 0.7 ps RMS typical phase jitter, PCIe Gen 1–4 Common Clock and Gen 3 SRNS compliance, and operation across –40 to +85 °C. It replaces up to four crystal oscillators in Ethernet switch/router, processor/FPGA clocking, and broadcast video timing systems.
For engineers reviewing the SI5338B-B04871-GMR datasheet, SI5338B-B04871-GMR pinout, SI5338B-B04871-GMR application, or SI5338B-B04871-GMR equivalent, key selection criteria include its MultiSynth™-based any-frequency synthesis (0.16–710 MHz per output), independent output voltage support (1.5/1.8/2.5/3.3 V), flexible reference inputs (crystal, CMOS, SSTL/HSTL, differential), and 24-QFN package with I²C/SMBus programming interface.
Technical Context
The SI5338B-B04871-GMR implements a two-stage PLL architecture: a high-stability synthesis stage (VCO + MultiSynth™ dividers) followed by an output stage with independent M/N/P dividers per channel. Each of the four output drivers supports programmable format (LVPECL/LVDS/HCSL/CMOS/SSTL/HSTL), voltage (1.5–3.3 V), phase offset (±45 ns, <20 ps step), and spread-spectrum modulation (0.5–5.0% spread, 33–63 kHz rate).
It accepts six input references (IN1–IN6): differential (5–710 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), or external crystal (8–30 MHz). Loss-of-lock and loss-of-signal alarms, external feedback mode for zero-delay operation, and glitchless frequency increment/decrement (1 ppm steps) are integrated for robust system timing control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Count & Type | 4 independent outputs; configurable as differential (LVPECL/LVDS/HCSL/CML) or single-ended (CMOS/SSTL/HSTL) |
| Frequency Range | 0.16–710 MHz per output; supports integer/fractional synthesis with 1 ppb resolution |
| Phase Jitter (RMS) | 0.7 ps typical (12 kHz–20 MHz); meets PCIe Gen 3 SRNS and Gen 4 Common Clock specs |
| Supply Voltages | Core: 1.8/2.5/3.3 V; Output buffers: independently selectable 1.5/1.8/2.5/3.3 V per driver |
| Input Reference Options | External crystal (8–30 MHz), CMOS (5–200 MHz), SSTL/HSTL (5–350 MHz), differential (5–710 MHz) |
| Package | 24-pin QFN, 4 × 4 mm, 0.5 mm pitch, exposed thermal pad |
| Operating Temperature | –40 °C to +85 °C ambient; qualified for industrial and telecom line card environments |
Pinout & Package
SI5338B-B04871-GMR is housed in a 24-lead QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Si5338 datasheet Rev. 1.6 (August 2021), pages 33–37.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2 | Differential reference input pair | Accepts 5–710 MHz AC-coupled differential clock; internal 100 Ω termination enabled |
| IN3, IN4 | Single-ended reference inputs | Support CMOS/SSTL/HSTL (5–350 MHz); VIH = 0.7×VDD, VIL = 0.3×VDD |
| CLK0A, CLK0B – CLK3A, CLK3B | Differential output pairs | Four independent LVPECL/LVDS/HCSL/CML outputs; each configurable for format, voltage, and slew |
| VDDO0–VDDO3 | Output buffer supply pins | Independent 1.5/1.8/2.5/3.3 V supplies per output bank; decoupling required per pin |
| VDD | Core supply | 1.8/2.5/3.3 V core power; PSRR optimized for low-noise clock generation |
| SCL, SDA | I²C/SMBus interface | Standard 100/400 kHz operation; supports ClockBuilder Pro configuration and runtime reprogramming |
| INTR | Interrupt output | Open-drain status indicator for loss-of-lock and loss-of-signal events |
| GND, RSVD_GND | Ground connections | Multiple GND pins including dedicated reserved ground; critical for jitter performance and EMI control |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ Any-Frequency Synthesis | Generates four independent, zero-ppm-accuracy clocks from one reference - eliminates multiple XO inventory and layout complexity |
| PCIe Gen 1–4 Timing Compliance | Fully compliant with PCIe Common Clock (Gen 1–4) and Gen 3 Separate Reference No Spread (SRNS) jitter requirements |
| Independent Output Voltage Control | Each output bank powered separately (1.5/1.8/2.5/3.3 V), enabling mixed-voltage system interfacing without level shifters |
| Glitchless Frequency Adjustment | Real-time ±1 ppm frequency stepping via PINC/FDEC pins or I²C - no output interruption during dynamic rate changes |
| Programmable Phase Offset | ±45 ns range with <20 ps resolution per output - enables precise skew alignment for SerDes or memory interfaces |
| Configurable Spread Spectrum | On any output: 0.5–5.0% down-spread, 33–63 kHz modulation rate - reduces EMI peak emissions without affecting timing margin |
Applications
| Ethernet Switch/Routing Timing | PCIe Gen 3/4 Clocking |
|---|---|
Use Scenario: High-density 1/10 GbE switches requiring synchronized clocks across PHYs, MACs, and packet processors. IC Role / Device Role / Timing Role: Quad-output clock generator providing independent 125 MHz, 156.25 MHz, and 250 MHz clocks with sub-1 ps jitter for SERDES lanes and management subsystems. Use Value: Meets IEEE 802.3bj jitter budgets; eliminates need for four discrete oscillators while maintaining deterministic inter-lane skew <100 ps. |
Use Scenario: Server motherboard with dual CPU sockets, PCIe Gen 3/4 add-in cards, and CXL-enabled accelerators. IC Role / Device Role / Timing Role: PCIe Common Clock source delivering 100 MHz HCSL clocks to root complex and endpoints, plus auxiliary clocks for BMC and USB controllers. Use Value: Achieves 0.11–0.45 ps RMS jitter per PCIe Gen 3/4 spec; supports SRNS mode for Gen 3 endpoint timing without reference clock fanout. |
| Broadcast Video/Audio Sync | Processor & FPGA Clock Distribution |
Use Scenario: SMPTE 2110 IP media gateway synchronizing SDI-to-IP conversion, audio embedding, and transport stream multiplexing. IC Role / Device Role / Timing Role: Generates 27 MHz (SDI), 74.25 MHz (HD), 148.5 MHz (UHD), and 32 kHz audio word clock from a single 25 MHz crystal reference. Use Value: Zero-ppm synthesis accuracy ensures frame-accurate A/V sync; low jitter preserves eye diagram integrity at 12 G-SDI rates. |
Use Scenario: Industrial FPGA-based vision controller with multi-core ARM processor, DDR4 memory, MIPI camera interfaces, and GigE PHY. IC Role / Device Role / Timing Role: Provides 500 MHz FPGA fabric clock, 100 MHz DDR4 interface clock, 19.2 MHz USB PHY clock, and 25 MHz GigE reference from one device. Use Value: Reduces BOM count and PCB area vs. discrete clock ICs; independent voltage control matches each domain's I/O standard (1.8 V LVDS, 3.3 V CMOS, etc.). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output programmable clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332A-D05880-GM | Higher integration: 8 outputs, lower jitter (0.35 ps RMS), supports JESD204B deterministic latency; requires different programming flow | Better suited for JESD204B ADC/DAC synchronization and multi-ASIC timing; over-spec for basic PCIe/ETH use cases | Select when >4 outputs or sub-0.5 ps jitter is required; not drop-in due to pinout and register map differences |
| ICS8430I-01T | Fixed-frequency, non-programmable quad LVDS clock buffer; no synthesis capability; 1.2 ps RMS jitter; 3.3 V only | Limited to fixed-ratio fanout; no frequency translation or voltage flexibility; no I²C interface | Choose only for cost-sensitive, static-clock applications where all frequencies are known and unchanging |
Compared with Si5332A-D05880-GM and ICS8430I-01T, the SI5338B-B04871-GMR delivers optimal balance of programmability, jitter performance, and design flexibility for mid-complexity systems - supporting dynamic reconfiguration without over-engineering or sacrificing PCIe/ETH compliance.
Availability
SI5338B-B04871-GMR is available at Aetrix Electronics and suitable for Ethernet switch/router timing, PCIe Gen 3/4 clock distribution, and broadcast video/audio synchronization requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SI5338B-B04871-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with broad manufacturing scale and automotive-grade reliability.
The SI5338B-B04871-GMR belongs to Skyworks' Si5338 family of I²C-programmable quad clock generators, designed specifically for high-performance, multi-protocol timing in datacenter, telecom, and broadcast equipment where flexibility, low jitter, and compact footprint are critical.
FAQ
What is the primary function of the SI5338B-B04871-GMR in a timing architecture?
The SI5338B-B04871-GMR serves as a programmable quad clock generator that synthesizes up to four independent, zero-ppm-accuracy output frequencies from a single reference input. It replaces multiple discrete oscillators or clock buffers in systems like Ethernet switches and PCIe platforms, enabling flexible, low-jitter timing with I²C-based configuration. Its MultiSynth™ architecture allows true any-frequency generation across 0.16–710 MHz per output.
Does the SI5338B-B04871-GMR support PCIe Gen 4 timing requirements?
Yes, the SI5338B-B04871-GMR meets PCIe Gen 4 Common Clock jitter specifications with ≤0.45 ps RMS (12 kHz–20 MHz) when configured per Skyworks' recommended settings - including PLL bandwidth of 2–4 MHz and CDR = 10 MHz. It is explicitly validated for PCIe Gen 1/2/3/4 in the official datasheet Rev. 1.6 and supported by Skyworks' PCIe Clock Jitter Tool.
Can the SI5338B-B04871-GMR generate different output voltages simultaneously?
Yes, the SI5338B-B04871-GMR supports independent output supply voltages per bank: VDDO0 through VDDO3 can each be set to 1.5 V, 1.8 V, 2.5 V, or 3.3 V. This allows simultaneous LVDS (2.5 V), HCSL (1.8 V), and CMOS (3.3 V) outputs on the same device - eliminating external level shifters and simplifying mixed-I/O designs.
How is the SI5338B-B04871-GMR programmed and configured?
The SI5338B-B04871-GMR is programmed via its I²C/SMBus-compatible interface using Skyworks' ClockBuilder Pro software. This GUI tool generates custom configuration files (.cbs), validates timing constraints, and supports field updates. Configuration is stored in on-chip OTP memory, enabling pre-programmed startup behavior without external EEPROM.
What package type and thermal characteristics does the SI5338B-B04871-GMR have?
The SI5338B-B04871-GMR uses a 24-pin QFN package (4 × 4 mm, 0.5 mm pitch) with exposed thermal pad. Its thermal resistance is θJA = 37 °C/W (still air) and θJC = 10 °C/W, enabling reliable operation at full load across –40 to +85 °C. Proper PCB land pattern per Skyworks AN127 and thermal via placement under the pad are required for optimal performance.
SI5338B-B04871-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- PLL:
- -
- Main Purpose:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-QFN (4x4)
SI5338B-B04871-GMR FAQ
1.How can I place an order for SI5338B-B04871-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5338B-B04871-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5338B-B04871-GMR reliable?
The price and inventory of SI5338B-B04871-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5338B-B04871-GMR is usually 5 days.
3.What payment methods are accepted for SI5338B-B04871-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5338B-B04871-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5338B-B04871-GMR?
SI5338B-B04871-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5338B-B04871-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5338B-B04871-GMR?
For technical support, including SI5338B-B04871-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5338B-B04871-GMR requirements.
6.How does Aetrix verify that SI5338B-B04871-GMR is sourced from the original manufacturer or authorized distributors?
All SI5338B-B04871-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5338B-B04871-GMR meets industry standards.
7.What is the process for return or replacement of SI5338B-B04871-GMR?
All SI5338B-B04871-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5338B-B04871-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5338B-B04871-GMR part is unused and in its original packaging.
Return procedure for SI5338B-B04871-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5338B-B04871-GMR Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas

-
9DBL0452CKILFT
Renesas
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas
-
RC19008AGND#BB0
Renesas

-
9DB403DGILFT
Renesas

-
9DB233AGILFT
Renesas

-
9DB803DGILFT
Renesas

-
9FGL0851DKILFT
Renesas
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

